xv6 Overview

Computer

Science

Science

CS 450 : Operating Systems Michael Saelee <lee@iit.edu>



Agenda

- Architectural overview
 - Features & limitations
- Hardware dependencies/features



Agenda

- Code review:
 - Headers and Process structures
 - Bootstrap procedure
 - Scheduling & Context switching
 - Sleep & Wakeup
 - Trap / Syscall mechanism



§Architectural Overview



xv6 is a monolithic, preemptively-multitasked, multiprocessor-capable, 32-bit, UNIX-like operating system



some limitations:

- max addressable memory: 2GB
- few supported devices (e.g., no network)
- no support for kernel-level threading



Kernel

Science

Computer Science

limited syscall API:

System call fork() exit() wait() kill(pid) getpid() sleep(n)exec(filename, *argv) sbrk(n) open(filename, flags) read(fd, buf, n) write(fd, buf, n) close(fd) dup(fd) pipe(p) chdir(dirname) mkdir(dirname) mknod(name, major, minor) fstat(fd) link(f1, f2)unlink(filename)

Description

Create process Terminate current process Wait for a child process to exit Terminate process pid Return current process's id Sleep for n seconds Load a file and execute it Grow process's memory by n bytes Open a file; flags indicate read/write Read n byes from an open file into buf Write n bytes to an open file Release open file fd Duplicate fd Create a pipe and return fd's in p Change the current directory Create a new directory Create a device file Return info about an open file Create another name (f2) for the file f1 Remove a file



very limited set of user-level programs:

- shell, cat, echo, grep, kill, ln, ls, mkdir, rm, wc
- no compiler/editor
 - development (kernel/user) happens elsewhere!



§Hardware Dependencies / Features



xv6 runs on an x86 (Intel) processor, and relies on many of its hardware features e.g., privilege levels (kernel/user mode), interrupt vector & procedure, segmentation & paging (VM)



Recall: 2-bit current privilege level (CPL) flag

- CPL=3 \rightarrow "user" mode
- CPL=0 \rightarrow "supervisor/kernel" mode
 - guards special instructions & hardware
 - also restricts access to interrupt & VM structures



CPL is actually part of the %CS register, which specifies the *code segment* address

%cs and %eip (x86 PC) identify an instruction to execute *and its privilege level*



but CPL cannot be modified directly!

- lower (raise priority) via int instruction
- raise (lower priority) via iret instruction



int instruction (and h.w. interrupt) result
in interrupt descriptor table (IDT) lookup


 fetches target %cs and %eip (aka "gate") for corresponding handler


- restricts entry points into kernel



xv6 also relies on x86 *segmentation* and *paging* to implement virtual memory









Computer Science


Segment descriptors







compu Scienc



IA-32 paging (4KB pages)


Linear Address



22 21

31

0



§Demo & Code Review

