
ECE441 Exam Notes



68000 Microprocessor

REASE DO NOT WHITE ON THIS NOTE

ABCD

ABCD

Operation: (Source)₁₀ + (Destination)₁₀ + X → Destination

ABCD Dy, Dx ABCD - (Ay), - (Ax) Assembler Syntax:

Attributes: Size = (Byte)

Description: Add the source operand to the destination operand along with the extend bit, and store the result in the destination location. The addition is perform-

ed using binary coded decimal arithmetic. The operands may be addressed in two different ways:

Data register to data register: The operands are contained in the data registers specified in the instruction.

Memory to memory: The operands are addressed with the predecre-ment addressing mode using the address registers specified in the instruction

This operation is a byte operation only.

Condition Codes:

Undefined.

Cleared if the result is non-zero. Unchanged otherwise,

Undefined

Set if a carry (decimal) was generated. Cleared otherwise.

Set the same as the carry bit.

NOTE

Normally the Z condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multiple-precision operations.

Instruction Format:

15	14	13	12	11	10	8	8	7	6	5	4	3	2	. 1	0	
1	1	0	0	Re	gist Rx	er	1	0	0	0	0	R/ M	Re	gist Ry	er	

Instruction Fields:

Register Rx field — Specifies the destination register:

If R/M = 0, specifies a data register.

If R/M = 1, specifies an address register for the predecrement addressing mode.

R/M field — Specifies the operand addressing mode: 0 — The operation is data register to data register.

1 — The operation is memory to memory.

Register Ry field — Specifies the source register:

If R/M = 0, specifies a data register.
If R/M = 1, specifies an address register for the predecrement addressing mode.

Add Binary

Effective Address field (Continued)

b. If the location specified is a destination operand, then only alterable memory addressing modes are allowed as shown:

Addressing N	iode Mode	Register	Addressing Mode	Mode	Register
Dn	;		d(An, Xi)	110	register number
An		***	Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)		1449
(An)	100	register number	d(PC, Xi)		
d(An)	101	register number	Imm		

Notes:

- i. If the destination is a data register, then it cannot be specified by using the destination <ea> mode, but must use the destination Dn mode in stead.
- ADDA is used when the destination is an address register, ADDI and AD-DQ are used when the source is immediate data. Most assemblers automatically make this distinction.

Add Binary

Operation: (Source) + (Destination) - Destination

ADD <ea>, Dn ADD Dn, <ea> Assambles Syntax:

Attributes: Size = (Byte, Word, Long)

Description: Add the source operand to the destination operand, and store the result in the destination location. The size of the operation may be specified to be byte, word, or long. The mode of the instruction indicates which operand is

the source and which is the destination as well as the operand size.

Condition Codes:

Set if the result is negative. Cleared otherwise.

Set if the result is zero. Cleared otherwise. Set if an overflow is generated. Cleared otherwise. Set if a carry is generated. Cleared otherwise.

Set the same as the carry bit.

instruction Format:

15	14	13	12	11	10	9	8	7	6	5	Ą	3	2	1	0
1	1	٥	4	Re	olei	tar	On	-840	ode	Ef	fec	tive	Ad	dre	SS
'	'	U	'	110	Sia	101	Oρ	-1410	200	٨	lod	0	Re	gls	ter

Instruction Fields:

Register field - Specifies any of the eight data registers.

Op-Mode field -

byte	word	roug	Operation
000	001	010	$()+()\rightarrow $
100	101	110	(<ea>)+(<dn>)→<ea></ea></dn></ea>

Effective Address field - Determines addressing mode:

a. If the location specified is a source operand, then all addressing modes are allowed as shown;

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	register number	d(An, Xi)	110	register number
An*	001	register number	Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)	111	010
(An)	100	register number	d(PC, XI)	111	011
d(An)	101	register number	lmm	111	100

^{*}Word and Long only.

- Continued -

ADDA

ADDA

Operation: (Source) + (Destination) - Destination

Assembler

Syntax: ADD < ea>. An

Attributes: Size = (Word, Long)

Description: Add the source operand to the destination address register, and store the result in the address register. The size of the operation may be specified be word or long. The entire destination address register is used regardless of the operation size.

Condition Codes: Not affected

Instruction Format:

										6						
-	4	4	1	4	Ω.	olo:	ior	On	.1.6.	ode	Ef	fec	tive	Ad	dre	SS
-	١,	١,	10	١,	rie	Ais	1631	ĮΨ	11410	7(16	A	1od	е	Re	gis	ler

Instruction Fields:

Register field — Specifies any of the eight address registers. This is always

the destination.

Op-Mode field — Specifies the size of the operation:

011 — word operation. The source operand is sign-extended to a long operand and the operation is performed on the address register using all 32 bits.

111 — long operation.

Effective Address field — Specifies the source operand, All addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	register number	d(An, Xi)	110	register number
An	001	register number	Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)	111	010
- (An)	100	register number	d(PC, Xi)	111	011
d(An)	101	register number	lmm	111	100

ADDI

Add Immediate

ADDI

Add Quick

Operation: Immediate Data + (Destination)-- Destination

Assembler

ADDI#<data>.<ea> Syntax:

Attributes: Size = (Byte, Word, Long)

Description: Add the immediate data to the destination operand, and store the result in the destination location. The size of the operation may be specified to be

byte, word, or long. The size of the immediate data matches the operation

Condition Codes:

X N Z V C

Set if the result is negative. Cleared otherwise. Set if the result is zero. Cleared otherwise. Set if an overflow is generated. Cleared otherwise.

Set if a carry is generated. Cleared otherwise. Set the same as the carry bit.

Instruction Format:

•	15 14 13 12 11 10 9 0 0 0 0 0 0 1 1															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0							0	SI	ze		fec fod				ss ter
	Word Data (16 bits)								В	yte	Dat	a (8	bit	s)		
	Long Data (32 bits,							, in	clud	ilng	pre	oive	us '	iow	d)	

Instruction Fields:

Size field — Specifies the size of the operation:

00 — byte operation. 01 — word operation

10 - long operation.

Effective Address field - Specifies the destination operand. Only data alterable addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	register number	d(An, XI)	110	register number
An			Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)		
- (An)	100	register number	d(PC, Xi)	~	
d(An)	101	register number	lmm		

immediate field - (Data immediately following the instruction):

If size = 00, then the data is the low order byte of the immediate word. If size = 01, then the data is the entire immediate word.

If size = 10, then the data is the next two immediate words.

8

ADDX

Add Extended

ADDX

Operation: (Source) + (Destination) + X → Destination

ADDX Dy, Dx ADDX - (Ay), - (Ax) Assembler Syntax:

Size = (Byte, Word, Long) Attributes:

Description: Add the source operand to the destination operand along with the extend bit and store the result in the destination location. The operands may be ad-

dressed in two different ways:

1. Data register to data register; the operands are contained in data registers specified in the instruction.

Memory to memory: the operands are addressed with the predecre-ment addressing mode using the address registers specified in the

instruction.

The size of the operation may be specified to be byte, word, or long.

Condition Codes

X N Z V C

Set If the result is negative. Cleared otherwise.
Cleared if the result is non-zero, Unchanged otherwise.
Set If an overflow is generated, Cleared otherwise.
Set If a carry is generated, Cleared otherwise.
Set the same as the carry bit.

NOTE

Normally the Z condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multiple-precision operations.

Instruction Format:

15					10	_	-	7	-	5	4	3	2	1	0
1	1	0	1	Re	gis Ax	ter	1	SI	ze	0	0	R/ M	Re	gist Ry	ter

Register Rx field — Specifies the destination register:

If R/M = 0, specifies a data register.

If R/M = 1, specifies an address register for the predecrement addressing mode.

Size field — Specifies the size of the operation:

00 — byte operation. 01 — word operation. 10 — long operation.

- Continued --

Operation: immediate Data + (Destination) -- Destination

ADDQ #<data>, <ea> Syntax:

Attributes:

Size = (Byte, Word, Long)

Description: Add the immediate data to the operand at the destination location. The data range is from 1 to 8. The size of the operation may be specified to be byte, word, or long. Word and long operations are also allowed on the address registers and the condition codes are not affected. The entire destination address register is used regardless of the operation size.

Condition Codes:

X N Z V C
* * * * * *

Set if the result is negative. Cleared otherwise Set if the result is zero. Cleared otherwise.

Set if an overflow is generated. Cleared otherwise. Set if a carry is generated. Cleared otherwise.

Set the same as the carry bit.

The condition codes are not affected if an addition to an address register is

Instruction Format

0 1 0 1 Data 0 Size Effective Address Mode Register																
	15	14	13	12	11	10	8	8	7	6	5	4	3	2	1	0
the same of the sa	0	1	0	1	1	Date	1	0	SI	ze						

Instruction Fields:

Data field - Three bits of immediate data, 0, 1-7 representing a range of 8,

1 to 7 respectively.
Size field — Specifies the size of the operation:

00 — byte operation. 01 — word operation.

10 — long operation.

Effective Address field — Specifies the destination location. Only alterable addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	register number	d(An, XI)	110	register number
An'	001	register number	Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)		
- (An)	100	register number	d(PC, XI)	-	
d(An)	101	register number	lmm		

^{*}Word and Long only

9

ADDX

Add Extended

ADDX

instruction Fields: (Continued)

R/M field - Specifies the operand addressing mode:

0 — The operation is data register to data register.
1 — The operation is memory to memory.

Register Ry field — Specifies the source register: If R/M = 0, specifies a data register.

If R/M = 1, specifies an address register for the predecrement ad-

dressing mode

AND Logical

AND

AND Logical

AND

Operation: (Source)A(Destination) - Destination

AND <ea>, Dn Assembler Syntax: AND Dn. <ea>>

Attributes: Size = (Byte, Word, Long)

Description: AND the source operand to the destination operand and store the result in the destination location. The size of the operation may be specified to be byte, word, or long. The contents of an address register may not be used as

an operand.

Condition Codes: X N Z V C

Set if the most significant bit of the result is set. Cleared otherwise Set if the result is zero. Cleared otherwise.

Always cleared. Always cleared.

Not affected.

Instruction Format:

15	14	13	12	13	10	8	8	7	6	5	4	3	2	t	0
1	1	0	0	Re	gist	er	Οp	·Mc	ode	Ef	fec Aod	tive e	Ad Re	dre gis	ss ter

instruction Fields:

Register field - Specifies any of the eight data registers.

Op-Mode field --

Byte Word Long Operation 000 001 010 (<Dn>)Λ(<ea>)→ <Dn> 100 101 110 (<ea>) ∧ (<Dn>)→ <ea>

Effective Address field — Determines addressing mode:
If the location specified is a source operand then only data addressing

modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	register number	d(An, Xi)	110	register number
An			Abs.W	111	000
(An)	010	register number	Abs.L.	111	001
(An) +	011	register number	d(PC)	111	010
- (An)	100	register number	d(PC, XI)	111	011
d(An)	101	register number	imm	111	100

- Continued -

12

ANDI

AND immediate

ANDI

Operation: Immediate Data A (Destination) -- Destination

Assembler

ANDI #<data>, <ea> Syntax:

Size = (Byte, Word, Long) Attributes:

Description: AND the immediate data to the destination operand and store the result in the destination location. The size of the operation may be specified to be

byte, word, or long. The size of the immediate data matches the operation

Condition Codes: X N Z V C
- * * 0 0

Set if the most significant bit of the result is set. Cleared otherwise. Set if the result is zero. Cleared otherwise,

z V

Always cleared.

Always cleared.

Instruction Format:

Effective Address Mode | Register 0 0 0 0 0 0 1 0 Size Word Data (16 bits) Byte Data (8 bits) Long Data (32 bits, including previous word)

Instruction Fields:

Size field — Specifies the size of the operation:

00 — byte operation.

01 — word operation.

10 - long operation.

Effective Address field - Specifies the destination operand. Only data alterable addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	register number	d(An, XI)	110	register number
An			Abs.W	111	000
(An)	010	register number	Abs.L.	111	001
(An) +	011	register number	d(PC)	-	-
- (An)	100	register number	d(PC, XI)		_
d(An)	101	register number	Imm		,

immediate field - (Data immediately following the instruction):

If size = 00, then the data is the low order byte of the immediate word.

If size = 01, then the data is the entire immediate word.
If size = 10, then the data is the next two immediate words.

Effective Address field (Continued)

If the location specified is a destination operand then only alterable memory addressing modes are allowed as shown;

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn		****	d(An, Xi)	110	register number
An			Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)		***
(An)	100	register number	d(PC, XI)		mann.
d(An)	101	register number	mm	1000	

Notes:

If the destination is a data register, then it cannot be specified by using the destination <ea> mode, but must use the destination Dnmode instead.

ANDI is used when the source is immediate data. Most assemblers automatically make this distinction.

13

to CCR

AND Immediate to Condition Codes

ANDI to CCR

Operation: (Source)ACCR→CCR

Assembler

Syntax: AND! #xxx. CCP

Attributes: Size = (Byte)

Description: AND the immediate operand with the condition codes and store the result in the low-order byte of the status register.

Condition Codes:

X N Z V C

Cleared if bit 3 of immediate operand is zero. Unchanged otherwise.

Cleared if bit 2 of immediate operand is zero. Unchanged otherwise. Cleared if bit 1 of immediate operand is zero. Unchanged otherwise.

Cleared if bit 0 of immediate operand is zero. Unchanged otherwise. Cleared if bit 4 of immediate operand is zero. Unchanged otherwise.

Instruction Format:

AND to SR

AND immediate to the Status Register (Privileged Instruction)

ANDI to SR

Operation: If supervisor state

then (Source)∧SR → SR

Assembler

Syntax:

ANDI #xxx. SR

Attributes:

Size = (Word)

Description: AND the immediate operand with the contents of the status register and

store the result in the status register. All bits of the status register are al-

fected

Condition Codes:

X N Z V C

Cleared if bit 3 of immediate operand is zero. Unchanged otherwise. Cleared if bit 2 of immediate operand is zero. Unchanged otherwise.

Cleared If bit 1 of immediate operand is zero. Unchanged otherwise. Cleared if bit 0 of immediate operand is zero, Unchanged otherwise.

Cleared if bit 4 of immediate operand is zero. Unchanged otherwise.

Instruction Format:

16

ASL, ASR Arithmetic Shift ASL, ASR

Condition Codes:

X N Z V C

Set if the most significant bit of the result is set. Cleared otherwise. Set if the result is zero. Cleared otherwise.

Set if the most significant bit is changed at any time during the shift operation. Cleared otherwise,

Set according to the last bit shifted out of the operand. Cleared for a С

Set according to the last bit shifted out of the operand. Unaffected for a shift count of zero

Instruction Format (Register Shifts):

14 13 12 11 10 9 1 1 0 Count/ Register dr Size I/r 0 0 Register

Instruction Fields (Register Shifts):

Count/Register field - Specifies shift count or register where count is

If I/r = 0, the shift count is specified in this field. The values 0, 1-7 represent a range of 8, 1 to 7 respectively.

If I/r = 1, the shift count (modulo 64) is contained in the data register

specified in this field. dr field — Specifies the direction of the shift:

0 - shift right.


-- shift left. Size field — Specifies the size of the operation:
00 — byte operation.
01 — word operation,

10 — long operation.

Ur field -

If lir = 0, specifies immediate shift count.
If lir = 1, specifies register shift count.
Register field — Specifies a data register whose content is to be shifted.

Instruction Format (Memory Shifts):



ASL, ASR Arithmetic Shift ASL, ASR

Operation: (Destination) Shifted by < count> → Destination

Assembler ASd Dx. Dy Syntax:

ASd #<data>, Dy ASd <ea>

Attributes: Size = (Byte, Word, Long)

Description: Arithmetically shift the bits of the operand in the direction specified. The


carry bit receives the last bit shifted out of the operand. The shift count for the shifting of a register may be specified in two different ways:

1. Immediate: the shift count is specified in the instruction (shift range,


2. Register: the shift count is contained in a data register specified in the

The size of the operation may be specified to be byte, word, or long. The content of memory may be shifted one bit only and the operand size is restricted to a word.

For ASL, the operand is shifted left; the number of positions shifted is the shift count. Bits shifted out of the high order bit go to both the carry and the extend bits; zeroes are shifted into the low order bit. The overflow bit indicates if any sign changes occur during the shift.



For ASR, the operand is shifted right; the number of positions shifted is the shift count. Bits shifted out of the low order bit go to both the carry and the extend bits; the sign bit is replicated into the high order bit.



- Continued -

17

ASL, ASR Arithmetic Shift ASL, ASR

Instruction Fields (Memory Shifts):

or field — Specifies the direction of the shift:

0 — shift right.

i — shift left.

Effective Address field — Specifies the operand to be shifted, Only memory

CONTROL CONTRO	a)ı	CIADI	ម ឧបបាមទទពេប្ត ៣០៤	Jŧ	es are anowed as	SHOWIT:	
Addressing	Mode N	Aode	Register	Г	Addressing Mode	Mode	Register
Dn					d(An, XI)	110	register number
An		-			W.adA	111	000
(An)		010	register number	Ì	Abs.L	111	001
(An)+		011	register number	1	d(PC)		_
(An)		100	register number	١	d(PC, XI)		
d(An)		101	register number		Imm	***	-

Branch Conditionally

Operation:

If (condition true) then PC + d→ PC

Assemble

Syntax: Bcc < label>

Attributes: Size = (Byte, Word)

Description: If the specified condition is met, program execution continues at location (PC) + displacement. Displacement is a twos complement integer which counts the relative distance in bytes. The value in PC is the current instruction location plus two. If the 8-bit displacement in the instruction word is zero, then the 16-bit displacement (word immediately following the instruction) is used. "cc" may specify the following conditions:

			4 5 5 5 7 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5				
CC	carry clear	0100	Ĉ	LS	low or same	0011	C+Z
cs	carry set	0101	С	LT	less than	1101	N∙∀ + Ñ•∀
EQ	equal	0111	Z	MI	minus	1011	N
GE	greater or equal	1100	$N \cdot V + \overline{N} \cdot \overline{V}$	NE	not equal	0110	Z
GT	greater than	1110		PL.	plus	1010	N
HI	high	0010		VC	overflow clear	1000	V
LE	less or equal	1111	Z+N•V+N•V	VS	overflow set	1001	٧

Condition Codes: Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0				C								lac			
	16	-bit	Dis	pia	cer	ner	it if	B-b	It D	Isp	lac	eme	nt :	= 0	

instruction Fields:

Condition field — One of fourteen conditions discussed in description, 8-bit Displacement field — Twos complement integer specifying the relative distance (in bytes) between the branch instruction and the next instruction to be executed if the condition is met, 16-bit Displacement field — Allows a larger displacement than 8 bits, Used

only if the 8-bit displacement is equal to zero.

Note:

A short branch to the immediately following instruction cannot be done because it would result in a zero offset which forces a word branch instruction definition.

BCHG

Test a Bit and Change

BCHG

Instruction Format (Bit Number Static):

16	14	13	12	11	10	. 9	8	7	6	5	4	3	2	1_	0	
Γ Δ	^	0	0	4	^	0	^	^	1	Ef	fec	tive	Ad	dre	SB	
٧	٧	V	0	١,	10	١,٠	١.		1 1	N.	1od	e l	Re	gls	ter	
0	0	0	0	0	0	0	0			bi	nu	mb		М.,		

Instruction Fields (Bit Number Static):

Effective Address field — Specifies the destination location. Only data alterable addressing modes are allowed as shown.

Addressing Mode		Register		Addressing Mode	Mode	Register
Dn	000	register number	1	d(An, Xi)	110	register number
An	-		П	Abs.W	111	000
(An)	010	register number	lí	Abs.L	111	001
(An) +	011	register number	П	d(PC)		
(An)	100	register number	П	d(PC, XI)	1000	
d(An)	101	register number	lľ	Imm	****	

Long only; all others are byte only.

bit number field - Specifies the bit numbers.

BCHG

Test a Bit and Change

BCHG

Operation:

~(<bit number>) OF Destination→Z; ~(<bit number>) OF Destination→

of Destination →

of Destination

BCHG Dn, <ea>
BCHG #<data>, <ea> Assemble Syntax:

Attributes: Size = (Byte, Long)

Description:

A bit in the destination operand is tested and the state of the specified bit is reflected in the Z condition code. After the test, the state of the specified bit is changed in the destination. If a data register is the destination, then the bit numbering is modulo 32 allowing bit manipulation on all bits in a data register. If a memory location is the destination, a byte is read from that location, the bit operation performed using the bit number modulo 8, and the byte written back to the location with zero referring to the least-significant bit. The bit number for this operation may be specified in two different ways:

1. Immediate — the bit number is specified in a second word of the instruction.

2. Register — the bit number is contained in a data register specified in the instruction

Condition Codes:

Not affected

Set If the bit tested is zero. Cleared otherwise

Not affected

Not affected

Not affected

Instruction Format (Bit Number Dynamic):

15	14	13	12	11	10	8	В	7	6	5	4	3	2	1	0	
0	0	0	0	Re	gis	ter	1	0	1	Ef N	fec fod	tive e	Ad	dre gis	ss ter	

instruction Fields (Bit Number Dynamic):

Register field - Specifies the data register whose content is the bit number.

Effective Address field - Specifies the destination location. Only data afterable addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn•	000	register number	d(An, XI)	110	register number
An			Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)	-	
(An)	100	register number		-	
d(An)	101	register number	Imm		

^{*}Long only; all others are byte only.

- Continued -

Test a Bit and Clear

~(<bit number>) OF Destination)-+Z: Operation:

→ < blt number > OF Destination

Assembler BLCR Dn, <ea>> BCLR #<data>. <ea> Syntax:

Attributes: Size = (Byte, Long)

Description: A bit in the destination operand is tested and the state of the specified bit Is reflected in the Z condition code. After the test, the specified bit is cleared in the destination, if a data register is the destination, then the bit numbering is modulo 32 allowing bit manipulation on all bits in a data register. If a memory location is the destination, a byte is read from that location, the bit operation performed using the bit number modulo 8, and the byte written back to the location with zero referring to the leastsignificant bit. The bit number for this operation may be specified in two different ways:

1. Immediate - the bit number is specified in a second word of the instruction.

Register — the bit number is contained in a data register specified in the instruction.

Condition Codes:

Not affected. Set if the bit tested is zero. Cleared otherwise.

Not affected.

Not affected Not affected

instruction Format (Bit Number Dynamic):

15	14	13	12	11	10	9	В	7	6	5	4	3	2	1	0
0	0	0	0	Re	alg	er	1	1	0	E!	fec tod	tive e		dre gis	

instruction Fields (Bit Number Dynamic):

Register field - Specifies the data register whose content is the bit number.

Effective Address field - Specifies the destination location. Only data alterable addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn*	000	register number	d(An, Xi)	110	register number
An		***	Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An)+	011	register number	d(PC)	-	
(An)	100	register number	d(PC, XI)	-	
d(An)	101	register number	lmm		

*Long only; all others are byte only.

23

BCLR

Breakpoint

Instruction Format (Bit Number Static):

15	14	13	12	11	10	9	В	7	8	5	4	3	2	. 1	0
0	0	0	0	1	0	0	0	1	0		fec /lod	tive e		dre gis	
0	0	0	0	0	0	0	0			bl	t nu	ımb	er		

Instruction Fields (Bit Number Static):

Effective Address field — Specifies the destination location. Only data alterable addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn*	000	register only	d(An, Xi)	110	register number
An	_	****	Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)	•	****
- (An)	100	register number	d(PC, XI)		
d(An)	101	register number	lmm	-	

[&]quot;Long only; all others are byte only.

bit number field - Specifies the bit number

25

BRA

Branch Always

24

Operation: PC+d→PC

Assemble

BRA < label > Syntax:

Attributes: Size = (Byte, Word)

Description: Program execution continues at location (PC) + displacement. Displace ment is a twos complement integer which counts the relative distance in bytes. The value in PC is the current instruction location plus two. If the 8-bit displacement in the instruction word is zero, then the 16-bit displace-

ment (word immediately following the instruction) is used.

Condition Codes: Not affected.

Instruction Format:

16 14 13 12 11 10 9 8 7 6 6 4 3 2 1
0 1 1 0 0 0 0 0 0 8-bit Displacement
16-bit Displacement If 8-bit Displacement = 0

Instruction Fields:

B-bit Displacement field — Twos complement integer specifying the rela-tive distance (in bytes) between the branch instruction and the next

Instruction to be executed if the condition is met.

16-bit Displacement field --- Allows a larger displacement than 8 bits. Used only if the 8-bit displacement is equal to zero.

Note:

A short branch to the immediately following instruction cannot be done because it would result in a zero offset which forces a word branch instruction definition.

Acknowledge breakpoint then Trap as illegal instruction

Assemble

Operation

Syntax:

BKPT #<data>

Attributes: Unsized

Description: This instruction is used to support the program breakpoint function for debug monitors and real-time hardware emulators, and the operation will be dependent on the implementation. Execution of this instruction will cause the processor to run a breakpoint acknowledge bus cycle, with zeros on all address lines.

Following the termination of the breakpoint acknowledge, the processor will then take an illegal instruction exception.

Condition Codes: Not affected.

instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	1	0	0	1	0	0	0	0	1	0	0	1		Vecto		

Instruction Fields:

Vector field - Specifies the breakpoint number.

BSET

Test a Bit and Set

BSET

Operation: -(<bit number>) OF Destination → Z

1 - < bit number> OF Destination

Assembler BSET Dn. < ea> Syntax: BSET #<data>, <ea>

Attributes: Size = (Byte, Long)

Description: A bit in the destination operand is tested and the state of the specified bit is reflected in the Z condition code. After the test, the specified bit is set in the destination. If a data register is the destination, then the bit numbering is modulo 32, allowing bit manipulation on all bits in a data register. If a memory location is the destination, a byte is read from that location, the bit operation performed using the bit number modulo 8, and the byte written half the health of the location.

back to the location with zero referring to the least-significant bit. The bit number for this operation may be specified in two different ways:

1. Immediate — the bit number is specified in a second word of the in-

struction.

2. Register — the bit number is contained in a data register specified in the instruction

Condition Codes:

X N Z V C

Not affected.

Set if the bit tested is zero. Cleared otherwise.

Not affected Not affected

Not affected

instruction Form	at (Blt	Nu	mbe	er D	yna	mi	c):								
					11											
	0	0	0	0	Re	gis	ter	1	1	1	Ef N	fec fod	tive e	Ad	dre gis	ss ter

Instruction Fields (Bit Number Dynamic):

Register fleid - Specifies the data register whose content is the bit number.

Effective Address field — Specifies the destination location, Only data alterable addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn*	000	register number	d(An, XI)	110	register number
An	_	-	Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)		***
- (An)	100	register number	d(PC, XI)		
d(An)	101	register number	lmm		_

^{*}Long only; all others are byte only

BSET

Instruction Format (Bit Number Static):

15	14	13	12	11	10	8	8	7	6	5	4	3	2	1	0
0	0	0	0	1	Q	0	0	1	1		fec fod	tive e		dre gis	
0	0	0	0	0	0	0	0			bi	t nu	mb	өг		

Instruction Fields (Bit Number Static):

Effective Address field — Specifies the destination location. Only data alterable addressing modes are allowed as shown

Addressing Mode	Mode	Register	1	Addressing Mode	Mode	Register
Dn*	000	register number		d(An, Xi)	110	register number
An	-	-	i	Abs.W	111	000
(An)	010	register number		Abs.L	111	001
(An) +	011	register number		d(PC)		****
- (An)	100	register number		d(PC, XI)	-	
d(An)	101	register number	i	lmm		-

[&]quot;Long only; all others are byte only,

bit number field - Specifies the bit number.

28

BTST

Test a Bit

BTST

~(<bit number>) OF Destination-Z Operation:

BTST Dn, <ea>> Assembler Syntax: BTST # < data > , < ea >

Attributes: Size = (Byte, Long)

Description: A bit in the destination operand is tested and the state of the specified bit is reflected in the Z condition code. If a data register is the destination, then the bit numbering is modulo 32, allowing bit manipulation on all bits in a data register. If a memory location is the destination, a byte is read from that location, and the bit operation performed using the bit number modulo 8 with zero referring to the least-significant bit. The bit number for this operation may be precified in the different ways: operation may be specified in two different ways:

- 1. Immediate the bit number is specified in a second word of the in-
- struction.

 2. Register the bit number is contained in a data register specified in the instruction.

Condition Codes:

X N Z V C

- Not affected. Set if the bit tested is zero. Cleared otherwise
- Not affected
- Not affected.

instruction Format (Bit Number Dynamic):

15 14 13 12 11 10 9 B Effective Address 0 0 0 0 Register 1 0 0 Mode | Register

instruction Fields (Bit Number Dynamic):
Register field — Specifies the data register whose content is the bit num-

Effective Address field - Specifies the destination location. Only data addressing modes are allowed as shown;

Addressing	Mode Mode	Register	Addressing Mode	Mode	Register
Dn*	000	register number	d(An, XI)	110	register number
An	_		Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)	111	010
- (An)	100	register number	d(PC, Xi)	111	011
d(An)	101	register number	lmm	111	100

30

Branch to Subroutine

Operation: PC → ~ (SP): PC + d → PC

Assembler Syntax:

BSR < label>

Attributes:

Size = (Byte, Word)

Description: The long word address of the instruction immediately following the BSR in-struction is pushed onto the system stack. Program execution then continues at location (PC)+ displacement. Displacement is a twos complement integer which counts the relative distances in bytes. The value in PC is the current instruction location plus two. If the 8-bit displacement in the instruction word is zero, then the 16-bit displacement (word immediately following the instruction) is used.

Condition Codes: Not affected.

instruction Format:

15	5	14			11			a	7	6	5	4	3	2	1	0
[70		1	1	Ő	0	0	0	1	Π	8-t	it C	Disp	lac	emi	ent	
		16	-bit	Dis	pla	cer	nen	tif	8-b	It D	isp	lace	eme	nt:	= 0	

Instruction Fields:

8-bit Displacement field - Twos complement integer specifying the relative distance (in bytes) between the branch instruction and the next in-struction to be executed if the condition is met.

16-bit Displacement field — Allows a larger displacement than 8 bits, Used only if the 8-bit displacement is equal to zero.

Note:

A short subroutine branch to the immediately following instruction cannot be done because it would result in a zero offset which forces a word branch instruction definition.

29

Test a Bit

Instruction Format (Bit Number Static):

15	14	13	12	11	10	8	8	7	6	ħ	4	3	2	1	0	
0	0	0	0	1	0	0	0	0	0			tive e]		dre gis		
0	0	0	0	0	0	0	0			bi	l nu	mb	er			

Instruction Fields (Bit Number Static):

Effective Address field — Specifies the destination location. Only data addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn'	000	register number	d(An, XI)	110	register number
An			Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)	111	010
- (An)	100	register number	d(PC, XI)	111	011
d(An)	101	register number	Imm		her

^{*}Long only; all others are byte only.

bit number field - Specifies the bit number.

^{*}Long only; all others are byte only

CHK

If Dn<0 or Dn> (<ea>) then TRAP

Assemble

CHK < ea>. Dn Syntax: Attributes: Size = (Word)

Description: The content of the low order word in the data register specified in the in-struction is examined and compared to the upper bound. The upper bound is a twos complement integer. If the register value is less than zero or greater than the upper bound contained in the operand word, then the processor initiates exception processing. The vector number is generated to reference the CHK instruction exception vector.

Condition Codes:

X N Z V C

Set if Dn < 0; cleared if Dn > (< ea>). Undefined otherwise.

Undefined. Undefined

Undefined

Not affected.

Instruction Format:

15	14	13	12	11	10 9	8	7	8	5	4	3	2	1	0
^	4	0	۸	Do	gister	1	1	0	Ef	fec	tive	Ad	dre	SS
U	'	U	V	Π¢	gistei	'	('	0	4	۸od	e ¦	Re	gis	ter

Instruction Fields:

Register field — Specifies the data register whose content is checked. Effective Address field — Specifies the upper bound operand word. Only data addressing modes are allowed as shown:

process and the second second				***************************************	
Addressing M	ode Mode	Register	Addressing Mode	Mode	Register
Dn	000	register number	d(An, Xi)	110	register number
An			Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)	111	010
(An)	100	register number	d(PC, Xi)	111	011
d(An)	101	register number	lmm	111	100

32

CMP

Compare

CMP

(Destination) - (Source) Operation:

Assembler

CMP < ea>, Dn Syntax:

Attributes: Size = (Byte, Word, Long)

Description: Subtract the source operand from the destination operand and set the con-

dition codes according to the result; the destination location is not changed. The size of the operation may be specified to be byte, word, or long.

Condition Codes

X N Z V C

Set if the result is negative. Cleared otherwise. Set if the result is zero. Cleared otherwise.

Set if an overflow is generated. Cleared otherwise. Set if a borrow is generated. Cleared otherwise.

Not affected.

Instruction Format

۰																	
								8									
	1	0	1	1	Re	gis	er	Ор	-Mc	ode	Ef	fec	tive e i	Ad	dre	ss ter	

Instruction Fields:

Register field - Specifies the destination data register.

Op-Mode field -

Byte Word Long 000 001 010

Operation (<Dn>)-(<ea>)

Effective Address field - Specifies the source operand. All addressing modes are allowed as shown:

Addressing Mode Mode Register Addressing Mode Mode Register 110 register number 111 000 000 register number 001 register number 010 register number An Abs.W Abs.L d(PC) d(PC, XI) 001 (An) 011 register number 100 register number 111 101 register number

d(An) *Word and Long only.

Note:

CMPA is used when the destination is an address register. CMPI is used when the source is immediate data. CMPM is used for memory to memory compares. Most assemblers automatically make this distinction.

mm

Clear an Operand

Operation: 0 -- Destination

Assemble

CLR < ea>

Size = (Byte, Word, Long) Attributes:

Description: The destination is cleared to all zero bits. The size of the operation may be specified to be byte, word, or long.

Condition Codes:

X N Z V C - 0 1 0 0

Always cleared.

Always set.

Always cleared.

Always cleared. Not affected.

Instruction Format:

					10										
0	1	0	0	0	0	1	0	Si	ze	Ef N	fec lod	tive e	Ad	dre gis	ss ter

instruction Fields:

Size field - Specifies the size of the operation:

00 - byte operation.

01 — word operation.
10 — long operation.
Effective Address field — Specifies the destination location. Only data

alterable addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	register number	d(An, XI)	110	register number
An			Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)		
(An)	100	register number	d(PC, XI)		
d(An)	101	register number	lmm		

Note:

A memory destination is read before it is written to.

33

CMPA

Compare Address

CMPA

Operation: (Destination) - (Source)

Assembler

Syntax: CMPA < ea>, An

Attributes: Size = (Word, Long)

Description: Subtract the source operand from the destination address register and set the condition codes according to the result; the address register is not changed. The size of the operation may be specified to be word or long. Word length source operands are sign extended to 32 bit quantities before

the operation is done.

Condition Code:

Set If the result is negative. Cleared otherwise. Set If the result is zero. Cleared otherwise. Set II an overflow is generated. Cleared otherwise.

Set If a borrow is generated. Cleared otherwise.

Not affected.

instruction Format:

15	14	13	12	11	10	3	8	7	6	5	4	3	2	1_	0
_				_						Ef	fec	tive	Ad	dre	88
1	U	1	,	He	gist	er	Op	-M	ode	٨	1od	6	Re	gis	ter

instruction Fields:

Register field — Specifies the destination address register.

Op-Mode field — Specifies the size of the operation:

011 - word operation. The source operand is sign-extended to a long operand and the operation is performed on the address register using

operants and the operation is performed on the address register using all 32 bits.

111 — long operation.

Effective Address field — Specifies the source operand. All addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	register number	d(An, XI)	110	register number
An	001	register number	Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)	111	010
- (An)	100	register number	d(PC, Xi)	111	011
d(An)	101	register number	lmm	111	100

Compare Immediate

(Destination) - Immediate Data

Size = (Byte, Word, Long)

Assemble

CMPI#<data>, <ea> Syntax:

Attributes:

Description: Subtract the immediate data from the destination operand and set the condition codes according to the result; the destination location is not changed. The size of the operation may be specified to be byte, word, or long. The size of the immediate data matches the operation size.

Condition Codes:

X N Z V C

Set if the result is negative. Cleared otherwise.

Set If the result is zero. Cleared otherwise. Set If an overflow is generated. Cleared otherwise.

Set if a borrow is generated. Cleared otherwise.

Not affected.

Instruction Format:

15					10		В	7	Ð,	5	4	3	2	1	0
0	0	0	0	1	1	0	0	Si	ze	Ef Mo	fec de	tive F	Ad legi	dre ste	88 I
	Word Data (16 bits) Byte Da														
	Long Data (32 bits, including previous word)														

instruction Fields:

Size field — Specifies the size of the operation:

00 — byte operation. 01 — word operation.

10 — long operation.

Effective Address field — Specifies the destination operand. Only data alterable addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	register number	d(An, XI)	110	register number
An		***	Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)		***
- (An)	100	register number	d(PC, XI)		-my-
d(An)	101	register number	lmm	-	
CONTRACTOR				1	L.

Immediate field — (Data immediately following the instruction):

If size = 00, then the data is the low order byte of the immediate word.

If size = 01, then the data is the entire immediate word.

If size = 10, then the data is the next two immediate words.

36

DBcc

Test Condition, Decrement, and Branch

DBcc

Operation:

If (condition false) then Dn - 1 - Dn;

If Dn = -1 then PC + d -- PC else PC + 2 -- PC (Fall through to next instruction)

Assembler

DBcc Dn, < label> Syntax:

Size = (Word) Attributes:

Description: This instruction is a looping primitive of three parameters: a condition, a data register, and a displacement. The instruction first tests the condition to determine if the termination condition for the loop has been met, and if so, no operation is performed. If the termination condition is not true, the low order 16 bits of the counter data register are decremented by one. If the result is -1, the counter is exhausted and execution continues with the next instruction. If the result is not equal to -1, execution continues at the location indicated by the current value of PC plus the sign-extended 16-bit displacement. The value in PC is the current instruction location plus two "cc" may specify the following conditions:

CS EQ F GE GT	carry clear carry set equal faise greater or equal greater than high	0111 0001 1100	C Z 0 N·V+Ñ·Ÿ N·V·Z+Ñ·∇·Z	LS LT MI NE PL T VC	low or same less than minus not equal plus true overflow clear	0011 1101 1011 0110 1010 0000 1000	C + Z N • ∇ + Ñ • V N Z Ñ 1 V	
	high less or equal		C•Z Z+N•V+Ñ•V	VC VS	overflow clear overflow set	1000 1001	V V	

Condition Codes: Not affected.

Instruction Format:

15	14	13	12	11 10	9	8	7	6	6	4	3	2	1	0
0	1	0	1	Con	ditio	ก	1	1	0	0	1	Re	gls	ter
Displacement														

instruction Fields:

Condition field — One of the sixteen conditions discussed in description. Register field — Specifies the data register which is the counter. Displacement field — Specifies the distance of the branch (in bytes).

Notes:

1. The terminating condition is like that defined by the UNTIL loop constructs of high-level languages. For example: DBMI can be stated as "decrement and branch until minus."

Test a Bit

instruction Format (Bit Number Static):

15	14	13	12	11	10	8	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	0	0	0	0			tive e			
0	0	0	0	0	0	0	0			bi	t ni	ımb	er		

Instruction Fields (Bit Number Static):

Effective Address field — Specifies the destination location. Only data addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn*	000	register number	d(An, XI)	110	register number
An		***	Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)	111	010
(An)	100	register number	d(PC, XI)	111	011
d(An)	101	register number	lmm		

^{*}Long only; all others are byte only.

bit number field - Specifies the bit number

31

DBcc

Test Condition, Decrement and Branch

DBcc

Notes: (Continued)

- d) Most assemblers accept DBRA for DBF for use when no condition is required for termination of a loop. There are two basic ways of entering a loop; at the beginning or by branching to the trailing DBcc instruction. If a loop structure terminated with DBcc is entered at the beginning, the control index count must be one less than the number of loop executions desired. This count is useful for indexed addressing modes and dynamically specified bit operations. However, when entering a loop by branching directly to the trailing DBcc instruction, the control index should equal the loop execution count. In this case, if a zero count occurs, the DBcc instruction will not branch causing complete bypass of the main loop. instruction will not branch causing complete bypass of the main loop.

Staned Divide

DIVU

Unsigned Divide

DIVU

(Destination)/(Source) → Destination Operation:

Assembler

DIVS < ea>. Dn Syntax:

Attributes: Size = (Word)

Description: Divide the destination operand by the source operand and store the result in the destination. The destination operand is a long operand (32 bits) and the source operand is a word operand (16 bits). The operation is performed using signed arithmetic. The result is a 32-bit result such that:

1. The quotient is in the lower word (least significant 16-bits).

2. The remainder is in the upper word (most significant 16-bits). The sign of the remainder is always the same as the dividend unless the re-

mainder is equal to zero. Two special conditions may arise:

1. Division by zero causes a trap.

 Overflow may be detected and set before completion of the instruction. If overflow is detected, the condition is flagged but the operands are unaffected.

Condition Codes:

Х	Ν	Z	٧	С
	*	Ħ	*	0

- Set if the quotient is negative. Cleared otherwise. Undefined if over-
- Set if the quotient is zero. Cleared otherwise. Undefined if overflow Set if division overflow is detected. Cleared otherwise.
- Always cleared.
- Not affected.

instruction Format:

15	14	13	12	11	10	8	8	7	6	5	4	3	2	1	0
1	0	0	0	Re	gist	er	1	1	1			tive e		dre gis	

Instruction Fields:

Register field — Specifies any of the eight data registers. This field always

specifies the destination operand.

Effective Address field — Specifies the source operand. Only data addressing modes are allowed as shown:

Addressing Mode	Mode		Addressing Mode	Mode	Register
Dn	000	register number	d(An, XI)	110	register number
An			Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)	111	010
- (An)	100	register number	d(PC, Xi)	111	011
d(An)	101	register number	imm	111	100

Overflow occurs if the quotient is larger than a 16-bit signed integer.

40

EOR

Exclusive OR Logical

FOR

(Source) e (Destination) - Destination Operation:

Assemble

EOR Dn, <ea>> Syntax:

Size = (Byte, Word, Long) Attributes:

Description: Exclusive OR the source operand to the destination operand and store the result in the destination location. The size of the operation may be specified to be byte, word, or long. This operation is restricted to data registers as the source operand. The destination operand is specified in the

effective address field.

Condition Codes:

- Set If the most significant bit of the result is set. Cleared otherwise.
- Set if the result is zero. Cleared otherwise.
- Always cleared.
- Always cleared. Not affected.

Instruction Format:

15		13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	Re	gis	ter	Op	·Mo	ode	E	fec lod	tlve e	Ad Re	dre gis	ss ter

instruction Fields:

Register field - Specifies any of the eight data registers.

Op-Mode field -

Byte Word Long Operation 101 110 (<ea>)⊕(<Dx>)→ <ea>

Effective Address field - Specifies the destination operand. Only data alterable addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	
Dn	000	register number	d(An, XI)	110	register number
An		_	Abs.W	111	000
(An)	010	register number	Abs.L.	111	001
(An) +	011	register number	d(PC)		
- (An)	100	register number	d(PC, Xi)		
d(An)	101	register number	lmm	****	

Memory to data register operations are not allowed. EORI is used when the Note: source is distinction. immediate data. Most assemblers automatically make this

Operation: (Destination)/(Source) - Destination

Assemble

Syntax:

DIVU <ea>, Dn

Attributes: Size = (Word)

Divide the destination operand by the source operand and store the result in the destination. The destination operand is a long operand (32 bits) and the source op **and is a word (16 bit) operand. The operation is performed using unsigned arithmetic. The result is a 32-bit result such that:

1. The quotient is in the lower word (least significant 16 bits).

The remainder is in the upper word (most significant 16 bits).Two special conditions may arise:

 Division by zero causes a trap.
 Overflow may be detected and set before completion of the instruction. If overflow is detected, the condition is flagged but the operands are unaffected.

Condition Codes:

X N Z V C

- Set if the most significant bit of the quotient is set. Cleared otherwise. Undefined if overflow.
- Set if the quotient is zero. Cleared otherwise. Undefined if overflow. Set if division overflow is detected. Cleared otherwise.

- C Always cleared.
- Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	. 4	3	2	1	0_
1	0	0	0	Re	gis	er	0	1	1	Ef N	fec fod	tive e	Ad Re	dre gis	ss ter

instruction Fields:

Register field — specifies any of the eight data registers. This field always specifies the destination operand.

Effective Address field — Specifies the source operand. Only data address

sing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	register number	d(An, Xi)	110	register number
An			Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)	111	010
~ (An)	100	register number	d(PC, XI)	111	011
d(An)	101	register number	Imm	111	100

Note:

Overflow occurs if the quotient is larger than a 16-bit unsigned integer.

41

EORI

Exclusive OR immediate

EORI

Operation: Immediate Data e (Destination) → Destination

Assembler Syntax:

EORI #<data>. <ea>

Attributes: Size = (Byte, Word, Long)

Description: Exclusive OR the immediate data to the destination operand and store the

result in the destination location. The size of the operation may be specified to be byte, word, or long. The immediate data matches the opera-

Condition Codes:

- Set If the most significant bit of the result is set. Cleared otherwise
 - Set If the result is zero. Cleared otherwise.
- Always cleared.
- Always cleared Not affected.

instruction Format:

1	5	14	13	12	11	10	9	B	.7	6	5	4	3	2	1	0
C)	0	0	0	1	0	1	0	Si	ze			tive e			
						6 b							a (8			
		L	ong	Da	ta (32	oits	, In	clu	dinç	pr	evic	ous	WO	rd)	

instruction Fields:

releas:
Size ffeld — Specifies the size of the operation:
00 — byte operation.
01 — word operation.
10 — long operation.
Effective Address field — Specifies the destination operand. Only data alterable addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	register number	d(An, XI)	110	register number
An			Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)		
- (An)	100	register number	d(PC, XI)		
d(An)	101	register number	lmm		

immediate field -- (Data immediately following the instruction):

If size = 00, then the data is the low order byte of the immediate word.

If size = 01, then the data is the entire immediate word.
If size = 10, then the data is the next two immediate words

EORI to CCR

Exclusive OR Immediate to Condition Codes

EORI to CCR

Operation:

(Source) • CCR → CCR

Assembler

EORI #xxx, CCR Syntax:

Attributes: Size = (Byte)

Description: Exclusive OR the immediate operand with the condition codes and store

the result in the low-order byte of the status register.

Condition Codes:

XNZVC * * * * *

Changed if blt 3 of immediate operand is one. Unchanged otherwise.

Changed if bit 2 of immediate operand is one. Unchanged otherwise.

Changed if bit 1 of immediate operand is one. Unchanged otherwise.

Changed if bit 0 of immediate operand is one. Unchanged otherwise. Changed if bit 4 of immediate operand is one. Unchanged otherwise.

Instruction Format:

15	14	13	12	13	10	A	. 0			3	4	3	2	_1_	U
0	0	0	0	1	0	1	0	0	0	1	1	1	1	0	0
0	0	0	0	Q	0	0	0		B	yte	Dat	a (8	bit	(3)	

44

EXG

Exchange Registers

Operation: Rx → Ry

Assembler

EXG Rx, Ry Syntax:

Size = (Long) Attributes:

Description: Exchange the contents of two registers. This exchange is always a long (32 bit) operation. Exchange works in three modes:

1. Exchange data registers.

2. Exchange address registers.

3. Exchange a data register and an address register.

Condition Codes: Not affected.

instruction Format:

15	14	13	12	11	10	0	8	7	6	5	4	3	2	1	0
1	1	0	0	Re	gis	ter	1		Op	-Mc	ode		Re	gis Ry	ter

Instruction Fields:

Register Rx field — Specifies either a data register or an address register depending on the mode. If the exchange is between data and address registers, this field always specifies the data register.

Op-Mode field - Specifies whether exchanging:

01000 - data registers.

01001 — address registers.

10001 — data register and address register.

Register Ry field — Specifies either a data register or an address register depending on the mode. If the exchange is between data and address registers, this field always specifies the address register.

to SR

Exclusive OR immediate to the Status Register (Privileged Instruction)

EORI

If supervisor state Operation:

then (Source) ● SR → SR

else TRAP

Assembler

EORI #XXX, SR Syntax:

Size = (Word) Attributes:

Description: Exclusive OR the immediate operand with the contents of the status

register and store the result in the status register. All bits of the status

register are affected.

Condition Codes:

Changed it bit 3 of immediate operand is one. Unchanged otherwise.

Changed it bit 2 of immediate operand is one. Unchanged otherwise. Changed if bit 1 of Immediate operand is one. Unchanged otherwise.

Changed it bit 0 of Immediate operand is one. Unchanged otherwise.

Changed it bit 4 of immediate operand is one. Unchanged otherwise.

Instruction Format:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 0 1 1 1 1 1 0 0 Word Data (16 bits)

45

Sign Extend

(Destination) Sign-extended - Destination Operation:

Assembler

EXT Dn Syntax:

Size = (Word, Long) Attributes:

Description: Extend the sign bit of a data register from a byte to a word or from a word to

a long operand depending on the size selected. If the operation is word sized, bit [7] of the designated data register is copied to bits [15:8] of that data register. if the operation is long sized, bit [15] of the designated data

register is copied to bits [31:16] of that data register.

Condition Codes:

XNZVC

- Set if the result is negative. Cleared otherwise.
- Set if the result is zero. Cleared otherwise.
- Always cleared. Always cleared.
- Not affected.

Instruction Format:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 0 0 1 0 0 Op-Mode 0 0 0 Register

Instruction Fields:

Op-Mode Field — Specifies the size of the sign-extension operation:

010 - Sign-extend low order byte of data register to word. 011 - Sign-extend low order word of data register to long.

Register field — Specifies the data register whose content is to be sign-

extended.

ILLEGAL

Illegal instruction

ILLEGAL

Jump

 JMP

Operation:

PC → - (SSP); SR → - (SSP) (Illegal instruction Vector)→PC

Attributes:

Description: This bit pattern causes an illegal instruction exception. All other illegal instruction bit patterns are reserved for future extension of the instruction

Condition Codes: Not affected.

Instruction Format:

Operation: Destination → PC

Assembler

JMP < ea> Syntax: Attributes: Unsized

Description: Program execution continues at the effective address specified by the instruction. The address is specified by the control addressing modes.

Condition Codes: Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	1	1			tive e		dre gis	ss ter

instruction Fields:

Effective Address field — Specifies the address of the next instruction.

Only control addressing modes are allowed as shown:

Othy control addressing modes are allowed as shown.												
Addressing Mode	Mode	Register	Addressing Mode	Mode	Register							
Dn			d(An, XI)	110	register number							
An			Abs.W	111	000							
(An)	010	register number	Abs.L.	111	001							
(An) +			d(PC)	111	010							
(An)		****	d(PC, Xi)	111	011							
d(An)	101 r	register number	irnm		***							

4R

JSR

Jump to Subroutine

JSR

Operation: PC -- (SP); Destination -- PC

Assembles

JSR <ea> Syntax:

Attributes: Unsized

Description: The long word address of the instruction immediately following the JSR in-

struction is pushed onto the system stack. Program execution then continues at the address specified in the instruction.

Condition Codes: Not affected.

instruction Format:

15	14	13	12	11	10	9	θ	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	1	0	Ef		tive e			ss ter

instruction Fields:

Effective Address field — Specifies the address of the next instruction.

Only control addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn			d(An, XI)	110	register number
An	-		Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	_	****	d(PC)	111	010
- (An)		-	d(PC, Xi)	111	011
d(An)	101	register number	lmm		_

49

Load Effective Address

LEA

Operation: Destination → An

Assembler Syntax:

LEA <ea>, An

Attributes:

Size = (Long)

Description: The effective address is loaded into the specified address register. All 32

bits of the address register are affected by this instruction.

Condition Codes: Not affected.

Instruction Format:

15	14	13	12	11	10	g.	8	7	в	5	4	3	2	1	O
0	1	0	n	Re	aist	ter	1	1	4					dre	
L	1	"	ľ	,	gio		١,	1'	l '	N	1od	e	Re	gls	ter

Instruction Fields:

Register field - Specifies the address register which is to be loaded with the effective address.

Effective Address field — Specifies the address to be loaded into the ad-

dress register. Only control addressing mod

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn			d(An, XI)	110	register number
An			Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +			d(PC)	111	010
(An)		_	d(PC, XI)	111	011
d(An)	101	register number	imm	_	-

LINK

Link and Allocate

LINK

LSL, LSR

Logical Shift

LSL. LSR

Operation: An -- - (SP); SP -- An; SP + d -- SP

Assembler

Syntax: LINK An, #<displacement>

Attributes: Unsized

Description: The current content of the specified address register is pushed onto the stack. After the push, the address register is loaded from the updated stack pointer. Finally, the 16-bit sign-extended displacement is added to the stack pointer. The content of the address register occupies two words on the stack. A negative displacement is specified to allocate stack area.

Condition Codes: Not affected.

Instruction Format:

15	14	13	12	11	10	9	В	7	6	5	4	3	2	1	0
0	0 1 0 0 1 1 1 0 0 1 0 1 0 Register														
	Displacement														

Instruction Fields:

Register field — Specifies the address register through which the link is to be constructed.

Displacement field — Specifies the twos complement integer which is to

be added to the stack pointer

LINK and UNLK can be used to maintain a linked list of local data and parameter areas on the stack for nested subroutine calls. Note:

LSL, LSR

Logical Shift

LSL, LSR

Condition Codes:

- Set if the result is negative. Cleared otherwise Set if the result is zero. Cleared otherwise.
- Always cleared.
- Set according to the last bit shifted out of the operand. Cleared for a shift count of zero
- Set according to the last bit shifted out of the operand. Unaffected for a shift count of zero

Instruction Format (Register Shifts):

15 14	13 12	11	10	9	8	7	6	6	4	3	2	1	0
1 1	1 0	Re	our gis	t/ ter	dr	Si	ze	Vr	0	1	Re	gis	ter

Instruction Fields (Register Shifts):

Count/Register field

If I/r = 0, the shift count is specified in this field. The values 0, 1.7 repreif l = 0, the shift count (modulo 64) is contained in the data register

specified in this field.

dr field — Specifies the direction of the shift:

0 - shift right. 1 - shift left.

Size field — Specifies the size of the operation: 00 — byte operation.

01 — word operation. 10 — long operation.

Ur field -

If Vr = 0, specifies immediate shift count. If Vr = 1, specifies register shift count.

Register field — Specifies a data register whose content is to be shifted.

(Destination) Shifted by < count> - Destination Operation:

LSd Dx, Dy Assembler Syntax:

LSd #<data>, Dy LSd <ea>

Size = (Byte, Word, Long)

Description: Shift the bits of the operand in the direction specified. The carry bit receives the last bit shifted out of the operand. The shift count for the shifting of a register may be specified in two different ways:

1. Immediate — the shift count is specified in the instruction (shift range


2. Register — the shift count is contained in a data register specified in

the instruction.

The size of the operation may be specified to be byte, word, or long. The content of memory may be shifted one bit only and the operand size is restricted to a word.


For LSL, the operand is shifted left; the number of positions shifted is the shift count. Bits shifted out of the high order bit go to both the carry and the extend bits; zeroes are shifted into the low order bit.

LSL:



For LSR, the operand is shifted right; the number of positions shifted is the shift count. Bits shifted out of the low order bit go to both the carry and the extend bits; zeroes are shifted into the high order bit.

LSR



- Continued -

53

LSL. LSR

Logical Shift

LSL.LSR

Instruction Format (Memory Shifts):

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	0	0	1	dr	1	1	Ef N	fec hod	tlve e		dre gis	

instruction Fields (Memory Shifts):

dr field — Specifies the direction of the shift: 0 — shift right.

1 - shift left

Effective Address field - Specifies the operand to be shifted. Only memory

	aiterabi	e acoressing mod	es are allowed as s	shown:	
Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn			d(An, XI)	110	register number
An	-		Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)		
- (An)	100	register number	d(PC, XI)		-
d(An)	101	register number	Imm	_	_

Move Data from Source to Destination

MOVE

Operation:

(Source) → Destination

Assembler Syntax:

MOVE < ea>, < ea>

Attributes: Size = (Byte, Word, Long)

Description: Move the content of the source to the destination location. The data is examined as it is moved, and the condition codes set accordingly. The size of the operation may be specified to be byte, word, or long.

Condition Codes:

X N Z V C

Set If the result is negative. Cleared otherwise.

Set if the result is zero. Cleared otherwise.

Always cleared. Always cleared.

Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	Б	4	3	2	1	0
0	0	SI	ze	Re	De gis		nati N		6	٨	lod		rce Re		ter

Instruction Fields:

Size field — Specifies the size of the operand to be moved:

01 — byte operation. 11 — word operation. 10 — long operation.

Destination Effective Address field — Specifies the destination location.
Only data alterable addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	register number	d(An, XI)	110	register number
An			Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)		
(An)	100	register number	d(PC, XI)		
d(An)	101	register number	lmm	-	***

- Continued -

56

MOVE from CCR

Move from the Condition Code Register

MOVE from CCR

Operation:

CCR → Destination

Assembler

MOVE CCR. < ea> Syntax:

Attributes: Size = (Word)

Description: The content of the status register is moved to the destination location. The

source operand is a word, but only the low order byte contains the condition codes. The upper byte is all zeros.

Condition Codes: Not affected.

Instruction Format:

15	14	13	12		10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	i	0	1	1	E N	ffec	tive	Add	ress gist	

Instruction Fields:

Effective Address field — Specifies the destination location Only data alterable addressing modes are allowed as shown:

Addressing Mode	Mode	Register
Dn	000	register number
- An	_	
(An)	010	register number
(An) +	011	register number
- (An)	100	register number
d(An)	101	register number

Addressing Mode	Mode	Register
d(An, Xi)	110	register number
Abs.W	111	000
Abs.L	111	001
d(PC)		
d(PC, XI)		_
lmm	_	

Note: MOVE to CCR is a word operation. AND, OR, and EOR to CCR are byte operations.

Move Data from Source to Destination

instruction Fields: (Continued)

Source Effective Address field - Specifies the source operand. All addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	register number	d(An, Xi)	110	register number
An*	001	register number	W.sdA	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)	111	010
- (An)	100	register number	d(PC, XI)	111	011
d(An)	101	register number	lmm	111	100

*For byte size operation, address register direct is not allowed.

Notes:

- MOVEA is used when the destination is an address register. Most assemblers automatically make this distinction. MOVEQ can also be used for certain operations on data registers. 1.

57

MOVE to CCR

Move to Condition Codes

to CCR

Operation: (Source) → CCR

Assemble Syntax:

MOVE <ea>, CCR

Attributes:

Size = (Word)

Description: The content of the source operand is moved to the condition codes. The source operand is a word, but only the low order byte is used to update the condition codes. The upper byte is ignored.

Condition Codes:

X	Ν	Z	٧	С
*	*	*	*	*

- Set the same as bit 3 of the source operand,
- Set the same as bit 2 of the source operand. Set the same as bit 1 of the source operand. Set the same as bit 0 of the source operand.
- Set the same as bit 4 of the source operand

instruction Format:

_1	6	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
()	1	0	0	0	1	0	0	1	1	Ef		tive			
L						L					T.	Aod	e	He	gla	ter

Instruction Fields:

Effective Address field - Specifies the location of the source operand. Only data addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	register number	d(An, XI)	110	register number
An		_	Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)	111	010
- (An)	100	register number	d(PC, XI)	111	011
d(An)	101	register number	Imm	111	100

Note:

MOVE to CCR is a word operation. AND, OR, and EOR to CCR are byte

MOVE to SR

Move to the Status Register (Privileged Instruction)

MOVE to SR

MOVE from SR

Move from the Status Register

MOVE from SR

Operation:

If supervisor state then (Source)—SR else TRAP

Assemble

Syntax:

MOVE < ea>, SR

Size = (Word) Attributes:

Description: The content of the source operand is moved to the status register. The source operand is a word and all bits of the status register are affected.

Condition Codes: Set according to the source operand.

instruction Format:

15	i	14	13	12	11	10	8	В	7	6	5	4	3	2	1	0
10	1	1	0	0	0	3	1	0	1		Ef	fec	tive	Ad	dre	55
10	1		V	٧	V	'	'	٧		,	N	1od	0	Re	gis	ter

Instruction Fields:

Effective Address field — Specifies the location of the source operand.

Only data addressing modes are allowed as shown:

					The second secon
Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	register number	d(An, XI)	110	register number
An			Abs,W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)	111	010
(An)	100	register number	d(PC, XI)	111	011
d(An)	101	register number	lmm	111	100

60

MOVE from SR

Move from the Status Register (Privileged Instruction)

MOVE from SR

Operation: If supervisor state

then SR→ Destination else TRAP

Assembler Syntax:

MOVE SR. <ea>

Attributes:

Size = (Word)

Description: The content of the status register is moved to the destination location. The

operand size is a word.

Condition Codes: Not affected.

Instruction Format:

15 14	13	12	11	10	8	8	7	6	5	4	3	2	1	0
0 1	0	0	0	0	0	0	1	1	E	ffec	tive	Add Re	iress egiste	- 1

Instruction Fields:

Effective Address field - Specifies the destination location. Only data alterable addressing modes are allowed as shown:

Addressing Mode	Mode	Register
Dn	000	register number
An	_	_
(An)	010	register number
(An) +	011	register number
- (An)	100	register number
d(An)	101	register number

Addressing Mode	Mode	Register
d(An, XI)	110	register number
Abs.W	111	000
Abs.L	111	001
d(PC)	_	
d(PC, XI)	-	
lmm	-	

NOTE: Use the MOVE from CCR instruction to access the condition codes.

62

Operation: SR -- Destination

Assemble Syntax:

MOVE SR, < ea>

Attributes: Size = (Word)

Description: The content of the status register is moved to the destination location. The

operand size is a word.

Condition Codes: Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	1	0	0	0	0	0	0	1	1	Ef	fec lod	tive e	Ad	dre gis	ss ter	

Instruction Fields:

Effective Address field - Specifies the destination location. Only data alterable addressing modes are allowed as shown:

Addressing Mode	Mode		Addressing Mode	Mode	Register
Dn	000	register number	d(An, XI)	110	register number
An			Abs.W	111	000
(An)	010	register number	Abs.L.	111	001
(An) +	011	register number	d(PC)	****	Page 1
(An)	100	register number	d(PC, XI)		****
d(An)	101	register number	lmm		

Note:

A memory destination is read before it is written to.

61

MOVE

Move User Stack Pointer (Privileged Instruction)

Operation: If supervisor state

then USP -- An; An -- USP else TRAP

MOVE USP. An Assembler

Syntax: MOVE An, USP

Attributes: Size = (Long)

pescription: The contents of the user stack pointer are transferred to or from the

specified address register.

Condition Codes: Not affected.

Instruction Format:

15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0 1	0	0	1	1	1	0	0	1	1	0	dr	Re	gis	ter

instruction Fields:

dr field - Specifies the direction of transfer:

0 — transfer the address register to the USP.
1 — transfer the USP to the address register.

Register field — Specifies the address register to or from which the user stack pointer is to be transferred.

Move Address

MOVEA

(Source) → Destination

Assemble

MOVEA < ea>. An Syntax:

Attributes: Size = (Word, Long)

Move the content of the source to the destination address register. The size of the operation may be specified to be word or long. Word size source operands are sign extended to 32 bit quantities before the operation is Description:

Condition Codes: Not affected.

Instruction Format:

15	14	13	12	11	10	8	8	7	В	5	4	3	2	1	0
0	0	Siz	e	Des Re	tina gís	tion ter	0	0	1	N	/lod	Sou e	rce Re	gis	ter

Instruction Fields:

Size field - Specifies the size of the operand to be moved:

11 — Word operation. The source operand is sign-extended to a long operand and all 32 bits are loaded into the address register.

101 register number

10 — Long operation.

Destination Register field — Specifies the destination address register Source Effective Address field — Specifies the location of the source operand. All addressing modes are allowed as shown:

	1				****
Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	register number	d(An, Xi)	110	register number
An		register number	Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)	111	010
(An)	100	register number	d(PC XI)	111	011

64

MOVEM

Move Multiple Registers

MOVEM

Operation:

Registers - Destination (Source) - Registers

Assembler Syntax:

MOVEM < register list>, < ea> MOVEM <ea>, <register list>

Attributes:

Size = (Word, Long)

Description: Selected registers are transferred to or from consecutive memory location starting at the location specified by the effective address. A register is transferred if the bit corresponding to that register is set in the mask field. The instruction selects how much of each register is transferred; either the entire long word can be moved or just the low order word. In the case of a word transfer to the registers, each word is sign-extended to 32 bits (also data registers) and the resulting long word loaded into the associated register.


> MOVEM allows three forms of address modes; the control modes, the predecrement mode, or the postincrement mode. If the effective address is in one of the control modes, the registers are transferred starting at the specified address and up through higher addresses. The order of transfer is from data register 0 to data register 7, then from address register 0 to ad-

> If the effective address is in the predecrement mode, only a register to memory operation is allowed. The registers are stored starting at the specified address minus two and down through lower addresses. The order of storing is from address register 7 to address register 0, then from data register 7 to data register 0. The decremented address register is updated to contain the address of the last word stored.

If the effective address is in the postincrement mode, only a memory to register operation is allowed. The registers are loaded starting at the specified address and up through higher addresses. The order of loading is the same as for the control mode addressing. The incremented address register is updated to contain the address of the last word loaded plus two.

Condition Codes: Not affected.

instruction Format:



66

- Continued -

Move to/from Control Register (Privileged Instruction)

MOVEC

If supervisor state then Ro -- Rn, Rn -- Ro

else TRAP

Assembler Syntax:

MOVEC Rc, Rn MOVEC Rn, Ro

Attributes:

Size = (Long)

Description: Copy the contents of the specified control register to the specified general register or copy the contents of the specified general register to the specified control register. This is always a 32-bit transfer even though the control register may be implemented with fewer bits. Unimplemented bits

are read as zeros.

Condition Codes: Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	1	0	1	dr
A/D	Re	gist	er					Con	trol	Regi	ster				

Instruction Fields:

dr field - Specifies the direction of the transfer:

0-control register to general register.
1-general register to control register.
A/D field - Specifies the type of general register:

0—data register. 1—address register.

Register field — Specifies the register number.
Control Register field — Specifies the control register.

Currently defined control registers are:
Binary Hex Name/Function

Binary Hex Name/Function
0000 0000 0000 000 Source Function Code (SFC) register.

0000 0000 0001 001 Destination Function Code (DFC) register.

User Stack Pointer.

1000 0000 0000 800 1000 0000 0001 801 Vector Base Register for exception vector

All other codes cause an illegal instruction exception.

65

MOVEM

Move Multiple Registers

MOVEM

Instruction Fields:

dr field:

Specifies the direction of the transfer

0 — register to memory
 1 — memory to register.

Sz field — Specifies the size of the registers being transferred:

0 -- word transfer.

- long transfer.

Effective Address field - Specifies the memory address to or from which

the registers are to be moved.

For register to memory transfer, only control alterable addressing modes or the predecrement addressing mode are allowed as shown:

A	ddressing	Mode	Mode	Register	Ц	Addressing Mode	Mode	Register	l
	Dn				П	d(An, XI)	110	register number	
	An			***	П	Abs.W	111	000	١
	(An)		010	register number		Abs.L	111	001	١
	(An) +					d(PC)			١
	(An)	1	100	register number	Н	d(PC, XI)		***	۱
	d(An)		101	register number	Ш	lmm			ĺ

For memory to register transfer, only control addressing modes or the postincrement addressing mode are allowed as shown

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn		_	d(An, XI)	110	register number
Áπ			Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)	111	010
– (An)	_	****	d(PC, Xi)	111	011
d(An)	101	register number	lmm	_	

Register List Mask field - Specifies which registers are to be transferred. The low order bit corresponds to the first register to be transferred; the high bit corresponds to the last register to be transferred. Thus, both for control modes and for the postincrement mode addresses, the mask correspondence is

while for the predecrement mode addresses, the mask correspondence is

Note:

An extra read bus cycle occurs for memory operands. This amounts to a memory word at one address higher than expected being addressed during operation.

MOVEP

Move Peripheral Data

MOVEP

MOVEP

Move Peripheral Data

Operation: (Source) -- Destination

MOVEP Dx, d(Ay) MOVEP d(Ay), Dx Assemble Syntax: Size = (Word, Long) Attributes:

Description: Data is transferred between a data register and alternate bytes of memory, starting at the location specified and incrementing by two. The high order byte of the data register is transferred first and the low order byte is transferred last. The memory address is specified using the address register indirect plus displacement addressing mode. If the address is even, all the transfers are made on the high order half of the data bus; if the address is odd, all the transfers are made on the low order half of the data

Example: Long transfer to/from an even address.

Byte organization in register

31	24	23	16	15	8	7	0	
hi-or	der	mid	-upper	mic	d-lower		low-order	
Puto					//		oo ot ton!	
Dyte	organi	Zation	i ili mer	IOI y	(IOW BUC	re	ss at top)	

12 11 10 9 8 hi-order mld-upper mid-lowe

Example: Word transfer tolfrom an odd address.

Byte organization in register

										****	~~~~	rde			
16	14	13	12	11	10	В	8	7	6	5	4	3	2	1	0
Р	ivte	ore	ani	zat	ion	in	mer	nnrv	(te	11W :	add	res	at	tor	2)
								h	1.0	rde	r	lo	W-(orde	31
			25	2.3			10	10			ਲ				

Condition Codes: Not affected.

- Continued -

68

MOVEQ

Move Quick

MOVEO

Immediate Data → Destination Operation:

Assembler

MOVEQ #<data>, Dn

Syntax:

Attributes: Size = (Long)

Description: Move immediate data to a data register. The data is contained in an 8-bit

field within the operation word. The data is sign-extended to a long operand

and all 32 bits are transferred to the data register.

Condition Codes:

X N Z V C
-- * * 0 0

Set if the result is negative. Cleared otherwise. Set if the result is zero. Cleared otherwise.

Always cleared.

Always cleared.

Not affected.

Instruction Format:

0 1 1 1 Register 0 Data

Instruction Fields:

Register field -- Specifies the data register to be loaded.

Date field - 8 bits of data which are sign extended to a long operand.

Instruction Format: 0 0 0 Data Register Op-Mode 0 0 0 Displacement

Instruction Fields:

Data Register field - Specifies the data register to or from which the data

is to be transferred.

Op-Mode field — Specifies the direction and size of the operation:

Op-Mode field — Specifies the direction and size of the operation:

100 — transfer word from memory to register.

101 — transfer word from memory to register.

110 — transfer word from register to memory.

111 — transfer long from register to memory.

Address Register field — Specifies the address register which is used in the address register indirect plus displacement addressing mode.

Displacement field — Specifies the displacement which is used in calculating the operand address.

MOVES

Move to/from Address Space (Privileged Instruction)

If supervisor state Operation:

then Rn→Destination <DFC>
Source <SFC>→Rn

else TRAP

MOVES Rn, <ea> Syntax: MOVES < ea>. Rn

Size = (Byte, Word, Long) Attributes:

Description: Move the byte, word, or long operand from the specified general register to a location within the address space specified by the destination function code (DFC) register. Or, move the byte, word, or long operand from a location within the address space specified by the source function code (SFC) register to the specified general register.

If the destination is a data register, the source operand replaces the cor-responding low-order bits of the that data register. If the destination is an address register, the source operand is sign-extended to 32 bits and then loaded into that address register.

Condition Codes: Not affected. instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	1	1	0	Si	ze	,	Effec	tive	Add	ress	
A/D	Re	gist	er	dr	0	0	0	0	0	0	0	0	0	0	0

Instruction Fields:

Size field - Specifies the size of the operation:

00—byte operation. 01—word operation. 10—long operation.

A/D field — Specifies the type of general register:

And held — Specifies the type of general register
0—data register,
1—address register.
Register field — Specifies the register number,
dr field — Specifies the direction of the transfer;

0—from <ea>to general register. 1—from general register to <ea>

---Continued--

Move to/from Address Space (Privileged Instruction)

Instruction Fields: (continued)

Effective Address field — Specifies the source or destination local tion within the alternate address space. Only alterable memory addressing modes are allowed as shown:

Addressing Mode	Mode	Register
Dn	_	
An	-	
(An)	010	register number
(An) +	011	register number
- (An)	100	register number
d(An)	101	register number

Addressing Mode	Mode	Register
d(An, XI)	110	register number
Abs.W	111	000
Abs.L	111	001
d(PC)	-	_
d(PC, Xi)	_	+
lmm	_	****

Unsigned Mulitply

72

MULU

(Source)*(Destination) → Destination Operation:

Assembler

MULU < ea>. Dn

Attributes: Size = (Word)

MULU

Description: Multiply two unsigned 16-bit operands yielding a 32-bit unsigned result. The operation is performed using unsigned arithmetic. A register operand is

taken from the low order word; the upper word is unused. All 32 bits of the product are saved in the destination data register.

Condition Codes:

X N Z V C

Set if the most significant bit of the result is set. Cleared otherwise.

Set if the result is zero. Cleared otherwise.

Always cleared. ċ

Always cleared. Not affected.

instruction Format:

16	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	Re	gist	er	0	1	1	Ef	fec lod	tive e i	Ad Re	dre gis	ss ter

Instruction Fields:

Register field - Specifies one of the data registers. This field always spe-

offles the destination.

Effective Address field — Specifies the source operand. Only data addressing modes are allowed as shown:

Register Addressing Mode Mode Register 000 register number 110 register number 111 000 Dn An 010 register number 001 (An) Abs.L 111 011 register number 100 register number 101 register number d(PC) 010 (An) · - (An d(PC, XI) 100 d(An) Imm

MULS

Slaned Multiply

MULS

Operation: (Source)*(Destination) -- Destination

Assemble

MULS <ea>, Dn Syntax:

Attributes: Size = (Word)

Description: Multiply two signed 16-bit operands yielding a 32-bit signed result. The operation is performed using signed arithmetic. A register operand is taken

from the low order word; the upper word is unused. All 32 bits of the product are sayed in the destination data register.

Condition Codes:

X N Z V C - * * 0 0

Set if the result is negative. Cleared otherwise. Set if the result is zero. Cleared otherwise.

Always cleared. Always cleared.

Not affected.

15	14	13	12	11	10	9	8	7	8	5	4	3	2	1	0
1	1	0	0	Re	gis	ter	1	1	1	Ef N	fec lod	tive e	Ad		ss ter

Instruction Fields:

Register field - Specifies one of the data registers. This field always

specifies the destination.

Effective Address field — Specifies the source operand. Only data addressing modes are allowed as shows:

Greating modes are anowed as shown.													
Addressing Mode	Mode	Register	Addressing Mode	Mode	Register								
Dn	000	register number	d(An, XI)	110	register number								
An			Abs.W	111	000								
(An)	010	register number	Abs.L	111	001								
(An) +	011	register number	d(PC)	111	010								
- (An)	100	register number	d(PC, XI)	111	011								
d(An)	101	register number	lmm	111	100								

73

NBCD

Negate Decimal with Extend

NBCD

Operation: 0 - (Destination)10 - X - Destination

Assembler Syntax:

NBCD < ea>

Attributes: Size = (Byte)

Description: The operand addressed as the destination and the extend bit are subtracted from zero. The operation is performed using decimal arithmetic. The result is saved in the destination location. This instruction produces the tens complement of the destination if the extend bit is clear, the nines complement if the extend bit is set. This is a byte operation only.

Condition Codes:

X N Z V C

Undefined.

Cleared if the result is non-zero. Unchanged otherwise. Undefined,

С

Set if a borrow (decimal) was generated. Cleared otherwise.

Set the same as the carry bit.

NOTE

Normally the Z condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multiple precision operations.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	0	0	Ef	fec lod	tive e	Ad	dre	ss ter

instruction Fields:

Effective Address field - Specifies the destination operand. Only data

alterable addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	register number	d(An, XI)	110	register number
An			W.8dA	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)		
(An)	100	register number	d(PC, XI)		****
d(An)	101	register number	lmm		***

Negate

NEG

NEGX

Negate with Extend

NEGX

Operation: 0 - (Destination) - Destination

Assemble Syntax:

NEG < ea>

Attributes: Size = (Byte, Word, Long)

Description: The operand addressed as the destination is subtracted from zero. The result is stored in the destination location. The size of the operation may be specified to be byte, word, or long.

Condition Codes:

X N Z V C

Set if the result is negative. Cleared otherwise. Set if the result is zero. Cleared otherwise. Set if an overflow is generated. Cleared otherwise. Cleared if the result is zero. Set otherwise.

Ċ Set the same as the carry bit.

Instruction Format:

1	5	14	13	12	11	10	8	8	. 7	6	5	4	3	2	1	0
C		1	0	0	0	1	0	0	Si	ze						ss ter

Instruction Fields:

Size field - Specifies the size of the operation:

00 — byte operation. 01 — word operation.

10 — long operation.

Effective Address field — Specifies the destination operand. Only data

atterable addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	
Dn	000	register number	d(An, XI)	110	register number
An	_	****	Abs.W	111	000
(An)	010	register number		111	001
(An) +	011	register number	d(PC)		_
- (An)	100	register number	d(PC, XI)		
d(An)	101	register number	lmm		

76

No Operation

NOP

Operation: None

Assembler Syntax:

NOP

Attributes:

Description: No operation occurs. The processor state, other than the program counter, is unaffected. Execution continues with the instruction following the NOP

Condition Codes: Not affected.

instruction Format:

Operation: 0 - (Destination) - X → Destination

Assembler

NEGX < ea> Syntax:

Attributes: Size = (Byte, Word, Long)

Description: The operand addressed as the destination and the extend bit are sub-

tracted from zero. The result is stored in the destination location. The size of the operation may be specified to be byte, word, or long.

Condition Codes:

X N Z V C

Set if the result is negative. Cleared otherwise. Cleared if the result is non-zero. Unchanged otherwise. Set if an overflow is generated. Cleared otherwise. Set if a borrow is generated. Cleared otherwise.

Set the same as the carry bit.

NOTE

Normally the Z condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multipleprecision operations.

instruction Format:

15	14	13	12	11	10	. 6	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	Si	ZØ			live e			

instruction Fields:

Size field - Specifies the size of the operation:

00 - byte operation.
01 - word operation.
10 - long operation.
Effective Address field - Specifies the destination operand. Only data alterable addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	register number	d(An, XI)	110	register number
An			Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)	-	NAME OF THE PARTY
(An)	100	register number	d(PC, Xi)		wa-
d(An)	101	register number	Imm	****	hador*

77

Logical Complement

NOT

~ (Destination) → Destination Operation:

Assembler Syntax:

NOT < ea>

Attributes: Size = (Byte, Word, Long)

Description: The ones complement of the destination operand is taken and the result stored in the destination location. The size of the operation may be specified to be byte, word, or long.

Condition Codes:

Set if the result is zero. Cleared otherwise

Always cleared. Always cleared.

Not affected.

Instruction Form	at:															
												4				
	0	4	0	^	0	4	-1	6	Size		E	lec	tive	Ad	dre	SS
	Ľ	Γ,	Ľ		_	<u>'</u>	'	ľ	01	2.6	1	۸od	e	Re	gis	ter

Instruction Fields:

Size field - Specifies the size of the operation:

00 — byte operation.
01 — word operation.
10 — long operation.
Effective Address field — Specifies the destination operand. Only data alterable addressing modes are allowed as shown:

Dn	000	register number	d(An, XI)	770	register number
					Leftigrai Linitingi
An			Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)		
(An)	100	register number	d(PC, XI)		
d(An)	101	register number	lmm		

Inclusive OR Logical

(Source) v (Destination)→ Destination Operation:

OR <ea>, Dn Assembler OR Dn, <ea>> Syntax:

Size = (Byte, Word, Long) Attributes:

Description: inclusive OR the source operand to the destination operand and store the result in the destination location. The size of the operation may be

specified to be byte, word, or long. The contents of an address register may

not be used as an operand.

Condition Codes:

Set if the most significant bit of the result is set. Cleared otherwise.

Set if the result is zero. Cleared otherwise.

Always cleared.

Always cleared. Not affected.

Instruction Format:

1.5

.

15					/		100.	· · · · · · · · · · · · · · · · · · ·				3			
1	0	0	0	Re	gis	ter	Op	-Mo	ode	Ef N	fec fod	tive e	Ad Re	dre gis	ss t e r

Instruction Fields:

Register field — Specifies any of the eight data registers. Op-Mode field -

Byte Word Long

Operation 010 $(<Dn>) v (<ea>) \rightarrow <Dn>$ 110 $(\langle ea \rangle) \vee (\langle Dn \rangle) \rightarrow \langle ea \rangle$

Effective Address field -

If the location specified is a source operand then only data addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	register number	d(An, XI)	110	register number
An			Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)	111	010
- (An)	100	register number	d(PC, Xi)	111	011
d(An)	101	register number	lmm	111	100

- Continued -

inclusive OR immediate

Operation:

Immediate Data v (Destination) → Destination

Assembler

ORI #<data>, <ea> Syntax:

Attributes:

Size = (Byte, Word, Long)

Description: Inclusive OR the immediate data to the destination operand and store the result in the destination location. The size of the operation may be specified to be byte, word, or long. The size of the immediate data matches

the operation size.

Condition Codes:

XNZVC - + + 0 0

Set if the most significant bit of the result is set. Cleared otherwise.

Set if the result is zero. Cleared otherwise.

Always cleared.

Always cleared. Not affected.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	SI	Z O			tive e			
	Word Data (16 bites)								B	yte	Dat	a (8	bi	3)	
~~	L	ong	Da	ta (32 t	olts	, Inc	cluc	ling	pre	OIVE	นร	NOI	d)	

instruction Fields:

Size field — Specifies the size of the operation:

00 - byte operation.

01 — word operation. 10 — long operation.

Effective Address field — Specifies the destination operand. Only data

alterable addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	register number	d(An, XI)	110	register number
An		-	Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)		
- (An)	100	register number	d(PC, XI)	_	
d(An)	101	register number	lmm		

Immediate field — (Data Immediately following the instruction):

If size = 00, then the data is the low order byte of the immediate word.

If size = 01, then the data is the entire immediate word.

If size = 10, then the data is the next two immediate words.

Effective Address field (Continued)

If the location specified is a destination operand then only memory alter able addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn			d(An, Xi)	110	register number
An			Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)	_	
- (An)	100	register number	d(PC, Xi)		
d(An)	101	register number	imm	-	

Notes:

If the destination is a data register, then it cannot be specified by using the destination <ea> mode, but must use the destination Dn mode Instead.

ORI is used when the source is immediate data. Most assemblers automatically make this distinction.

81

to CCR

Inclusive OR immediate to Condition Codes

(Source) v CCR - CCR Operation:

Assembler

ORI #xxx, CCR Syntax:

Size = (Byte) Attributes:

Description: Inclusive OR the immediate operand with the condition codes and store the

result in the low-order byte of the status register.

Condition Codes: XNZVC

Set if bit 3 of immediate operand is one. Unchanged otherwise.

Set if bit 2 of immediate operand is one. Unchanged otherwise.

Set if bit 1 of immediate operand is one. Unchanged otherwise. Set if bit 0 of immediate operand is one. Unchanged otherwise.

Set if bit 4 of immediate operand is one. Unchanged otherwise.

Instruction Format:

0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 Byte Data (8 bits)

ORI to SR

inclusive OR immediate to the Status Register (Privileged instruction)

ORI to SR

Operation:

If supervisor state then (Source) v SR→SR

eise TRAP

Assemble

Syntax: ORI #xxx. SR

Attributes: Size = (Word)

Description: Inclusive OR the immediate operand with the contents of the status register and store the result in the status register. All bits of the status register are affected.

Condition Codes:

X N Z V C

Set if bit 3 of immediate operand is one. Unchanged otherwise.

Set if bit 2 of immediate operand is one. Unchanged otherwise. Set if bit 1 of immediate operand is one. Unchanged otherwise. Set if bit 0 of immediate operand is one. Unchanged otherwise. Set if bit 4 of immediate operand is one. Unchanged otherwise. Set if bit 4 of immediate operand is one. Unchanged otherwise.

Instruction Format

84

RESET

Reset External Devices (Privileged instruction)

RESET

Operation: If supervisor state then Assert RESET Line else TRAP

Assembler

Syntax: RESET

Attributes: Unsized

Description: The reset line is asserted causing all external devices to be reset. The pro-

cessor state, other than the program counter, is unaffected and execution continues with the next instruction.

Condition Codes: Not affected.

instruction Format:

86

Push Effective Address

 PFA

Destination → - (SP) Operation:

Assemble

PEA < ea> Syntax:

Size = (Long) Attributes:

Description: The effective address is computed and pushed onto the stack. A long word

address is pushed onto the stack.

Condition Codes: Not affected

Instruction Format:

15	14	13	12	11	10	9	6	7	6	5	4	3	2	1	0
n	4	n	n	1	0	n	Γ ₀	٥	,	Et	tec	tive	Ad	dre	55
	, '	ľ	٧	'	٧.	١	٧.		l '	N	Λod	0	Re	gis	ter

instruction Fields:

Effective Address field — Specifies the address to be pushed onto the stack. Only control addressing modes are allowed as shown:

Addressing Mo	de Mode	Register	Addressing Mode	Mode	Register
Dn			d(An, XI)	110	register number
An		***	Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +			d(PC)	111	010
(An)	_	***	d(PC, XI)	111	011
d(An)	101	register number	lmm		was

85

Rotate (without Extend)

(Destination) Rotated by < count > -- Destination

Assembler ROd Dx, Dy Syntax: ROd #<data>, Dy

ROd < ea>

Attributes: Size = (Byte, Word, Long)

Description: Rotate the bits of the operand in the direction specified. The extend bit is not included in the rotation. The shift count for the rotation of a register may be specified in two different ways:

1. Immediate — the shift count is specified in the Instruction (shift range, 1.8).


2. Register — the shift count is contained in a data register specified in

the instruction.

The size of the operation may be specified to be byte, word, or long. The content of memory may be rotated one bit only and the operand size is restricted to a word.


For ROL, the operand is rotated left; the number of positions shifted is the shift count. Bits shifted out of the high order bit go to both the carry bit and back into the low order bit. The extend bit is not modified or used.

ROI .



For ROR, the operand is rotated right; the number of position shifted is the shift count. Bits shifted out of the low order bit go to both the carry bit and back into the high order bit. The extend bit is not modified or used.

ROR:



Condition Codes:

X N Z V C

- Set if the most significant bit of the result is set. Cleared otherwise.
- Set if the result is zero. Cleared otherwise. Always cleared.
- Set according to the last bit shifted out of the operand. Cleared for a shift count of zero. C
- Х Not affected.

Rotate (Without Extend)

instruction Format (Register Rotate):

15	14	13	12	11	10	9	8	7	6	6	4	3	2	1	0
1	1	1	0	C Re	oun gls	t/ ter	dr	Si	ze	\/r	1	1	Re	gis	ter

Instruction Fields (Register Rotate):

Count/Register field —

If I/r = 0, the rotate count is specified in this field. The values 0, 1-7

represent a range of 8, 1 to 7 respectively. If i/r = 1, the rotate count (modulo 64) is contained in the data register

specified in this field.

dr field — Specifies the direction of the rotate:

0 - rotate right.

1 — rotate left.

Size field — Specifies the size of the operation:

00 - byte operation.

01 - word operation

10 - long operation.

I/r field --

If i/r = 0, specifies immediate rotate count. If i/r = 1, specifies register rotate count.

Register field - Specifies a data register whose content is to be rotated.

Instruction Format (Memory Rotate):

15	14	13	12	11	10	8	8	7	6	5	4	3	2	1	0
1	1	1	0	0	1	1	dr	1	1				Ad		

Instruction Fields (Memory Rotate):

dr field — Specifies the direction of the rotate:

0 — rotate right

register number

1 - rotate left. Effective Address field — Specifies the operand to be rotated. Only

memory alterable addressing modes are allowed as shown:

Imm

Addressing Mode Mode d(An, Xi) 110 Abs.W 111 Addressing Mode Mode Register Register 110 register number Dr 000 111 001 (An) 010 register number Abs.l (An) + - (An) 011 register number 100 register number d(PC) d(PC, XI)

88

ROXL ROXR

d(An)

Rotate with Extend

ROXL ROXR

Condition Codes:

- Set if the most significant bit of the result is set. Cleared otherwise.
- Set if the result is zero. Cleared otherwise.
- Always cleared.
- Set according to the last bit shifted out of the operand. Set to the value of the extend bit for a shift count of zero. C
- Set according to the last bit shifted out of the operand. Unaffected for a shift count of zero.

16	14	13	12	11	10	9	8	7	8	5	4	3	2	1	0	
1	1	1	O	Re	gis	t/ ter	dr	SI	ze	llr	1	0	Re	gis	ter	

Instruction Fields (Register Rotate):

Instruction Format (Register Rotate):

Count/Register field:

- If i/r = 0, the rotate count is specified in this field. The values 0, 1-7
- represent range of 8, 1 to 7 respectively. If i/r = 1, the rotate count (modulo 64) is contained in the data register specified in this field.
- dr field Specifies the direction of the rotate:

 0 rotate right.

1 — rotate left.
Size field — Specifies the size of the operation:

00 — byte operation. 01 — word operation.

10 - long operation.

i/r field -

If lir = 0, specifies immediate rotate count.

If lir = 1, specifies register rotate count.

Register field — Specifies a data register whose content is to be rotated.

-- Continued --

ROXL

Rotate with Extend

ROXL ROXR

(Destination) Rotated by <count> -- Destination

Assembler ROXd Dx, Dy Syntax:

ROXd #<data>, Dy

ROXd <ea>

Attributes: Size = (Byte, Word, Long)

Description: Rotate the bits of the destination operand in the direction specified. The extend bit is included in the rotation. The shift count for the rotation of a register may be specified in two different ways:

1. Immediate — the shift count is specified in the instruction (shift

range, 1-8).


2. Register — the shift count is contained in a data register specified in

the instruction.

The size of the operation may be specified to be byte, word, or long. The content of memory may be rotated one bit only and the operand size is restricted to a word.

For ROXL, the operand is rotated left; the number of positions shifted is the shift count. Bits shifted out of the high order bit go to both the carry and extend bits; the previous value of the extend bit is shifted into the low order

ROXL:



For ROXR, the operand is rotated right; the number of positions shifted is the shift count. Bits shifted out of the low order bit go to both the carry and extend bits; the previous value of the extend bit is shifted into the high order bit.

ROXR:



ROXL

Rotate with Extend

89

ROXL

- Continued -- .

Instruction Format (Memory Rotate):

15	14	13	12	11	10	8	8	7	6	5	4	3	2	1	Û
1	1	1	0	0	1	0	dr	1	1	Ef			Ad		
		i	1	į.	1	1			1	, ,,	nou	0	1116	yyro	(0)

Instruction Fields (Memory Rotate):

dr field - Specifies the direction of the rotate:

0 — rotate right, 1 — rotate left.

Effective Address field — Specifies the operand to be rotated. Only memory alterable addressing modes are allowed as shown:

Addressing R	Mode Mode	Register	Addressing Mode	Mode	Register
Dn			d(An, Xi)	110	register number
An	_		Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)		wyw.
(An)	100	register number	d(PC, XI)		****
d(An)	101	register number	Imm		Later

Assembler

RTD #<displacement> Syntax:

Attributes: Unsized

Description: The program counter is pulled from the stack. The previous program counter value is lost. After the program counter is read from the stack, the displacement value is sign-extended to 32 bits and added to the stack

Condition Codes: Not affected.

Instruction Format:

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	0	1	0	0	1	1	1	0	0	1	1	1	0	1	0	0
-	Displacement															

instruction Field:

Displacement field — Specifies the twos complement integer which is to be sign-extended and added to the stack pointer.

RTE

Return from Exception (Privileged Instruction)

92

RTE

else TRAP

Assembler

Syntax:

Attributes:

Description:

The status register and program counter are pulled from the system stack. The previous status register and program counter are lost. The vector offset word is also pulled from the stack and the format field is examined to

determine the amount of information to be restored.

Condition Codes: Set according to the content of the word on the stack

instruction Format:

0 0 1 1 1 0 0 1

Vector Offset Word Format:

12 0 0 Vector Offset Format

Vector Offset Word Format Fields:
Format Field: — Specifies the amount of information to be restored.
0000 — Short. Four words are to be removed from the top of the stack.
1000 — Long. Twenty-nine words are to be removed from the top of the

stack.

Any Other

Pattern - Error. The processor takes the format error exception.

Return from Exception (Privileged Instruction)

Operation: If supervisor state then (SP) + \rightarrow SR; (SP) + \rightarrow PC eise TRAP

Assembler Syntax:

RTE

Attributes: Unsized

Description: The status register and program counter are pulled from the system stack.

The previous status register and program counter are lost. All bits in the status register are affected.

Condition Codes: Set according to the content of the word on the stack.

Instruction Format:

93

Return and Restore Condition Codes

RTR

Operation: (SP) + → CC; (SP) + → PC

Assembler

RTR

Syntax:

Attributes: Unsized

Description: The condition codes and program counter are pulled from the stack. The

previous condition codes and program counter are lost. The supervisor portion of the status register is unaffected.

Condition Codes: Set according to the content of the word on the stack.

instruction Format:

Return from Subroutine

Subtract Decimal with Extend

(SP) + -- PC

Assemble

Syntax:

Attributes: Unsized

Description: The program counter is pulled from the stack. The previous program

counter is lost.

Condition Codes: Not affected

Instruction Format:

14 13 12 17 10 9 6 7 6 5 4 3 2 1 0 1 0 0 1 1 1 1 0 0 1 1 1 1 0 1 0 1

96

Set According to Condition

Scc

If (Condition True) Operation:

then 1s → Destination else 0s → Destination

Assemble

Scc. < ea> Syntax:

Attributes:

Description: The specified condition code is tested; if the condition is true, the byte specified by the effective address is set to TRUE (all ones), otherwise that byte is set to FALSE (all zeroes). "cc" may specify the following conditions:

-	CC	carry clear	0100	C		LS	low or same	0011	
	CS	carry set	0101	C	Н	LT	less than	1101	N•V + N•V
	EQ	equal	0111	Z	П	MI	minus	1011	
ł	F	false	0001		H	NE	not equal	0110	
-	GE	greater or equal		N•V + N•V		Ρŧ	plus	1010	N
1	GT	greater than		N.V.Z+N.V.Z	П	Т	true	0000	
	HI	high	0010		Н	٧C	overflow clear	1000	
-	LE	less or equal	1111	Z+N•V+N•V	Н	٧s	overflow set	1001	V

Condition Codes: Not affected.

Instruction Format:

•																
	16	14	13	12	11	10	8	В	. 7	6	5	4	3	2	1	0
	0	1	0	1	О	one	litic	n	1	1	Ef	fec /lod	tive e	Ad	dre gis	ss ter

instruction Fields:

Condition field — One of sixteen conditions discussed in description.

Effective Address field — Specifies the location in which the true/false byte is to be stored. Only data alterable addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	register number	d(An, XI)	110	register number
An	-		Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)		-
- (An)	100	register number	d(PC, XI)	_	
d(An)	101	register number	lmm		***

Notes:

A memory destination is read before being written to.

An arithmetic one and zero result may be generated by following the Sco instruction with a NEG instruction.

(Destination)10 - (Source)10 - X - Destination Operation:

Assemble SBCD Dy, Dx SBCD - (Ay), - (Ax) Syntax:

Attributes: Size = (Byte)

Description: Subtract the source operand from the destination operand along with the extend bit and store the result in the destination location. The subtraction is performed using binary coded decimal arithmetic. The operands may be

addressed in two different ways:

1. Data register to data register: The operands are contained in the data registers specified in the instruction.

2. Memory to memory: The operands are addressed with the predecrement addressing mode using the address registers specified in the

This operation is a byte operation only.

Condition Codes:

Undefined.

Cleared if the result is non-zero. Unchanged otherwise Undefined.

0 Set If a borrow (decirnal) is generated. Cleared otherwise. Set the same as the carry bit.

NOTE

Normally the Z condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multiple-precision operations.

Instruction Format:

16	14	13	12	11	10	9	8	7	8	5	4	3	2	1	0
1	0	0	0	He	gist Ax	ter	1	0	0	0	0	R/ M	Re	giste Ry	er

instruction Fields:

Register Rx field — Specifies the destination register: If R/M = 0, specifies a data register.

If R/M=1, specifies an address register for the precedement addressing mode.

R/M field — Specifies the operand addressing mode:

0 — The operation is data register to data register.

1 — The operation is memory to memory.

Register Ry field — Specifies the source register:

If R/M = 0, specifies a data register.

If R/M = 1, specifies an address register for the predecrement addressing mode.

Load Status Register and Stop (Privileged Instruction)

STOP

If supervisor state Operation:

then immediate Data --- SR; STOP else TRAP

Assembler

STOP #xxx Syntax:

Description: The immediate operand is moved into the entire status register; the program counter is advanced to point to the next instruction and the processor stops fetching and executing instructions. Execution of instructions resumes when a trace, interrupt, or reset exception occurs. A trace exception will occur if the trace state is on when the STOP instruction is executed. If an interrupt request arrives whose priority is higher than the cur-

rent processor priority, an interrupt exception occurs, otherwise the interrupt request has no effect. If the bit of the immediate data corresponding to the S-bit is off, execution of the instruction will cause a privilege violation. External reset will always initiate reset exception processing.

Condition Codes: Set according to the immediate operand,

Instruction Format

•••																
	15	14	13	12	11	10	9	8	7	в	5	4	3	2	1	0
	0	1	0	0	1	1	1	0	0	1	1	1	0	0	11	0
						Ir	nm	edla	ate	Dat	8					

Instruction Fields:

Immediate field - Specifies the data to be loaded into the status register.

Subtract Binary

SUB

Subtract Binary

(Destination) - (Source) - Destination Operation:

SŰB < ea>, Dn Assembler Syntax: SUB Dn, < ea>

Attributes: Size = (Byte, Word, Long)

Description: Subtract the source operand from the destination operand and store the result in the destination. The size of the operation may be specified to be

byte, word, or long. The mode of the instruction indicates which operand is the source and which is the destination as well as the operand size.

Condition Codes:

Set if the result is negative. Cleared otherwise. Set if the result is zero. Cleared otherwise.

Z V

Set if an overflow is generated. Cleared otherwise. Set if a borrow is generated. Cleared otherwise.

Set the same as the carry bit.

instruction Format:

16	14	13		11			8					3	2	1	0
[1	0	0	1	Re	gis	ter	Ор	-Mc	ode	Ef	fec //od	tive e	Ad	dre gis	ss ler

Instruction Fields:

Register field - Specifies any of the eight data registers. Op-Mode field --

Byte Word Long Operation 001 010 $(<Dn>)-(<ea>) \rightarrow <Dn>$ 000 100 101 110 (<ea>)-(<Dn>)--<ea>

Effective Address field - Determines addressing mode:

If the location specified is a source operand, then all addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
Dn	000	register number	d(An, XI)	110	register number
An'	001	register number	Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)	111	010
(An)	100	register number	d(PC, XI)	111	011
d(An)	101	register number	Imm	111	100

*For byte size operation, address register direct is not allowed.

100

- Continued -

SUBA

Subtract Address

SUBA

Operation: (Destination) - (Source) - Destination

Assembler

SUBA < ea>, An Syntax:

Attributes: Size = (Word, Long)

Description: Subtract the source operand from the destination address register and store the result in the address register. The size of the operation may be

specified to be word or long. Word size source operands are sign extended

to 32 bit quantities before the operation is done.

Condition Codes: Not affected.

Instruction Format:

15									6						0
1	0	0	1	Re	gis	ter	Op	-Mo	de	Ef	fec fod	tive e	Ad Re	dre gis	ss ter

instruction Fields:

Register field — Specifies any of the eight address registers. This is always the destination.

Op-Mode field - Specifies the size of the operation:

011 — Word operation. The source operand is sign-extended to a long operand and the operation is performed on the address register.

using all 32 bits.
111 — Long operations.

Effective Address field — Specifies the source operand. All addressing modes are allowed as shown:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Register	
Dn	000	register number	d(An, Xi)	110	register number	
An	001	register number	Abs.W	111	000	
(An)	010	register number	Abs,L	111	001	
(An) +	011	register number	d(PC)	111	010	
(An)	100	register number	d(PC, XI)	111	011	
d(An)	101	register number	Imm	111	100	

If the location specified is a destination operand, then only alterable

memory addressing modes are allowed as shown:

Effective Address field (Continued)

Addressing Mod	e Mode	Register	Addressing Mode	Mode	Register
Dn			d(An, XI)	110	register number
An	-	***	Abs.W	111	000
(An)	010	register number	Abs.L	111	001
(An) +	011	register number	d(PC)		
(An)	100	register number	d(PC, Xi)		
d(An)	101	register number	lmm		****

Notes:

If the destination is a data register, then it cannot be specified by using -1. the destination < ea> mode, but must use the destination Dn mode stead.

SUBA is used when the destination is an address register. SUBI and SUBQ are used when the source is immediate data. Most assemblers 2. automatically make this distinction.

101

SUBI

Subtract immediate

SUBI

Operation: (Destination) - Immediate Data - Destination

Assembler

Syntax: SUBI #<data>, <ea>

Attributes: Size = (Byte, Word, Long)

Description: Subtract the immediate data from the destination operand and store the result in the destination location. The size of the operation may be specified to be byte, word, or long. The size of the Immediate data matches

the operation size.

Condition Codes:

Set If the result is negative. Cleared otherwise.

Set if the result is zero. Cleared otherwise, Set if an overflow is generated. Cleared otherwise.

C Set if a borrow is generated. Cleared otherwise.

Set the same as the carry bit.

Instruction Format:

	15	14	13	12	11	10	8	B	7	8	6	4	3	2	1	0
	n	٥	n	0	n	1	0	n	81	70			tive			
Į				١.	Į				1				e			ter
	, •,												a (8			
		L.C	ng	Da	ta (32 t	its,	Inc	clud	ing	pre	vio	us	wor	d)	

Instruction Fields:

Size field - Specifies the size of the operation.

00 — byte operation.
01 — word operation.
10 — long operation.

Effective Address field — Specifies the destination operand. Only data alterable addressing modes are allowed as shown:

attoriable additioning modes are anomal as one in.											
Addressing Mode	Mode	Register	Addressing Mode	Mode	Register						
Dn	000	register number	d(An, Xi)	110	register number						
An		-	Abs.W	111	000						
(An)	010	register number	Abs.L	111	001						
(An) +	011	register number	d(PC)								
- (An)	100	register number	· d(PC, XI)								
d(An)	101	register number	lmm								

Immediate field - (Data immediately following the instruction)

If size \approx 00, then the data is the low order byte of the immediate word If size \approx 01, then the data is the entire immediate word.

Subtract Quick

SUBO

Subtract with Extend

(Destination) - Immediate Data -- Destination Operation:

Assembler

SUBQ #<data>, <ea> Syntax:

Attributes: Size = (Byte, Word, Long)

Description: Subtract the immediate data from the destination operand. The data range

is from 1-8. The size of the operation may be specified to be byte, word, or long. Word and long operations are also allowed on the address registers and the condition codes are not affected. Word size source operands are sign extended to 32 bit quantities before the operation is done

Condition Codes:

X N Z V C

Set If the result is negative, Cleared otherwise.
Set If the result is zero. Cleared otherwise.
Set If an overflow is generated. Cleared otherwise.
Set If a borrow is generated. Cleared otherwise.

Set the same as the carry bit.

The condition codes are not affected if a subtraction from an address register is made.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	1	Data	1	1	Si	ze	Ef N		tive e		dre gis	ss ter

Instruction Fields:

Data field - Three bits of immediate data, 0, 1-7 representing a range of

8, 1 to 7 respectively.

Size field — Specifies the size of the operation:

00 — byte operation. 01 — word operation.

10 — long operation.

Effective Address field — Specifies the destination location. Only alterable

addressing modes are allowed as shown:

Addressing Mode	Mode	Register	۱۱	Addressing Mode	Mode	Register	
Dn	000	register number		d(An, Xi)	110	register number	
An*	001	register number		Abs.W	111	000	İ
(An)	010	register number		Abs.L	111	001	
(An) +	011	register number	П	d(PC)	_		
(An)	100	register number	П	d(PC, XI)		***	
d(An)	101	register number		lmm	_		

^{*}Word and Long only.

104

SUBX

Subtract with Extend

SUBX

instruction Fields:

Register Rx field — Specifies the destination register:

If R/M = 0, specifies a data register.
If R/M = 1, specifies an address register for the predecrement address-

ing mode.
Size field — Specifies the size of the operation:

00 - byte operation.
01 - word operation.
10 - long operation.
10 - long operation.
R/M field - Specifies the operand addressing mode:

0 — The operation is data register to data register.
1 — The operation is memory to memory.

Register Ry field — Specifies the source register: If R/M = 0, specifies a data register.

If R/M = 1, specifies an address register for the predecrement addressing mode.

SUBX

Operation: (Destination) - (Source) - X → Destination

Assembler SUBX Dy, Dx SUBX - (Ay), - (Ax) Syntax:

Attributes: Size = (Byte, Word, Long)

Description: Subtract the source operand from the destination operand along with the

extend bit and store the result in the destination location. The operands may be addressed in two different ways:

1. Data register to data register: The operands are contained in data registers specified in the instruction.

Memory to memory. The operands are contained in memory and ad-dressed with the predecrement addressing mode using the address registers specified in the instruction

The size of the operation may be specified to be byte, word, or long.

Condition Codes:

- Set if the result is negative. Cleared otherwise. Cleared if the result is non-zero. Unchanged otherwise.
- Set if an overflow is generated. Cleared otherwise Set if a carry is generated. Cleared otherwise.
- Set the same as the carry bit.

NOTE

Normally the Z condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multipleprecision operations.

instruction Format:

15	14	13	12	11	10	8	8	7	6	5	4	3	2	1	0
1	0	0	1	Re	gist Rx	er	1	Si	Z8	0	0	R/2 M	Нe	gist Ay	10

-- Continued --

105

SWAP

Swap Register Halves

SWAP

Register [31:16] -- Register [15:0]

Assembler

SWAP Dn Syntax:

Attributes: Size = (Word)

Description: Exchange the 16-bit halves of a data register.

Condition Codes:

X N Z V C

Set if the most significant bit of the 32-bit result is set. Cleared

otherwise

Set if the 32-bit result is zero. Cleared otherwise.

Always cleared Always cleared

instruction Format: 15 14 13 12 11 10 9 8 7 8 5 4 3 2 1 0 0 1 0 0 1 0 0 0 Register

Instruction Fleids:

Register field - Specifies the data register to swap.

Test and Set an Operand

Operation: (Destination) Tested - CC; 1 - bit 7 OF Destination

Assembler Syntax:

TAS < ea>

Attributes: Size = (Byte)

Description: Test and set the byte operand addressed by the effective address field. The current value of the operand is tested and N and Z are set accordingly. The high order bit of the operand is set. The operation is indivisible (using a read-modity-write memory cycle) to allow synchronization of several pro-

cessors.

Condition Codes:

wise.

Set if the operand was zero. Cleared otherwise

Always cleared. Always cleared.

Not affected.

Instruction Format:

Effective Address 1 0 0 1 0 1 0 1 1 0 Mode | Register

Instruction Fields:

Effective Address field -- Specifies the location of the tested operand. Only data alterable addressing modes are allowed as shown

ſ	Addressing Mode	Mode	Register	Addressing Mode	Mode	Register
ſ	Dn	000	register number	d(An, XI)	110	register number
E	An	_	-	Abs.W	111	000
Г	(An)	010	register number	Abs.L	111	001
Γ	(An) +	011	register number	d(PC)		***
Г	- (An)	100	register number	d(PC, XI)		
ľ	d(An)	101	register number	lmm		Pre-

Note

Bus error retry is inhibited on the read portion of the TAS read-modify-write bus cycle to ensure system integrity. The bus error exception is always

108

TRAPV

Trap on Overflow

TRAPV

Operation: If V then TRAP

TRAPV Syntax:

Attributes: Unsized

Description: If the overflow condition is on, the processor initiates exception processing. The vector number is generated to reference the TRAPV exception vector. If the overflow condition is off, no operation is performed and execu-

tion continues with the next instruction in sequence.

Condition Codes: Not affected.

Instruction Format:

Tran

Operation: PC -- (SSP); SR- - (SSP); (Vector) -- PC

TRAP # < vector > Syntax:

Attributes: Unsized

Description: The processor initiates exception processing. The vector number is generated to reference the TRAP instruction exception vector specified by the low order four bits of the instruction. Sixteen TRAP instruction vectors

Condition Codes: Not affected.

Instruction Format:

Instruction Fields:

Vector field — Specifies which trap vector contains the new program counter to be loaded.

109

Test an Operand

Operation: (Destination) Tested → CC

Assembler

TST < aa> Syntax:

Attributes: Size = (Byte, Word, Long)

Description: Compare the operand with zero. No results are saved; however, the condi-

tion codes are set according to results of the test. The size of the operation may be specified to be byte, word, or long.

Condition Codes:

X N Z V C

Set if the operand is negative. Cleared otherwise.

Set if the operand is zero, Cleared otherwise. Always cleared.

C

Always cleared. Not affected.

Instruction Format:

15	14	13	12	11	10	9	В	7	В	6	4	3	2	1	0
0	1	0	0	1	0	1	0	SI	28			tive e		dre gis	

Instruction Fields:

Size field — Specifies the size of the operation:

00 — byte operation.
01 — word operation.
10 — long operation.
10 — long operation.
Effective Address field — Specifies the destination operand. Only data alterable addressing modes are allowed as shown:

anorable addressing modes are anowar as shown.										
Addressing Mode	Mode	Register	Addressing Mode	Mode	Register					
Dn	000	register number	d(An, XI)	110	register number					
An			Abs.W	111	000					
(An)	010	register number	Abs.L	111	001					
(An) +	011	register number	d(PC)							
(An)	100	register number	d(PC, XI)	-						
d(An)	101	register number	lmm							



Unlink

UNLK

Operation: An → SP; (SP) + → An

Assemble

Syntax: UNLK An

Attributes: Unsized

Description: The stack pointer is loaded from the specified address register. The address register is then loaded with the long word pulled from the top of the

tack.

Condition Codes: Not affected.

instruction Format:

15 14 13 12 11 10 9 6 7 6 5 4 3 2 1 0 0 1 0 0 1 1 1 1 0 0 1 0 1 0 1 1 Register

Instruction Fields:

Register field — specifies the address register through which the unlinking is to be done.

112

APPENDIX A CONDITION CODES

CONDITION CODE REGISTER

The condition code register portion of the status register contains five bits;

N - Negative

Z - Zero

V - Overflow

C - Carry

X - Extend

The first four bits are true condition code bits in that they reflect the condition of the result of a processor operation. The X bit is an operand for multiprecision computations. The carry bit (C) and the multiprecision operand extend bit (X) are separate in the MC68000 to simplify the programming model.

CONDITION CODE REGISTER NOTATION

The description of the effect on the condition codes is given in the following form:

Condition Codes:

where:

N (negative)
Z (zero)
V (overflow)
Set if ther esuit equals zero. Cleared otherwise.
C (carry)
Set if there was an arithmetic overflow. This implies that the result is not representable in the operand size. Cleared otherwise.
Set if a carry is generated out of the most significant bit of the operands for an addition. Also set if a borrow is generated in a subtraction. Cleared otherwise.

The notational convention that appears in the representation of the condition code

Transparent to data movement. When affected, it is set the same as

set according to the result of the operation

not affected by the operation

0 cleared

set


X (extend)

register is:


U undefined after the operation

113


MC68000 - WRITE BUS CYCLE OPERATION (WORD) (4 CLOCK CYCLES)




MC68000 - READ BUS CYCLE OPERATION (WORD)




MC68000 - FOOTPRINT



MC68000 STATUS REGISTER




MC68000 - READ/MODIFY/WRITE INSTRUCTION (WORD)




MC68000 - FUNCTION CONTROL STATES

FC2	FC1	EC0	STATE	MODE
0	0	0	RESERVED - MOTOROLA	USER
0	0	1	DATA SPACE	USER
0	1	0	PROGRAM SPACE	USER
0	1	1	RESERVED - USER	USER
1	0	0	RESERVED - MOTOROLA	SUPERVISOR
1	0	1	DATA SPACE	SUPERVISOR
1	1	0	PROGRAM SPACE	SUPERVISOR
1	1	1	INTERRUPT ACKNOWLEDGE	SUPERVISOR

MC68000 - CONNECTION OF 6800 PERIPHERALS



MC68000 - 6800 PERIPHERAL CYCLE (READ)



REQUEST TO SEND TO MODEM


RXD

CDS

875

000

MC6821 - PIA DIAGRAM



ACIA CONTROL REGISTER FORMAT

B7	B6	B5	84	83	B2	B1	B0
RIE	TC2	TC1	WS3	W\$2	WS1	C2	C1
	<u> </u>		1			1	,

<u>B1</u>	BO	FUNCTION (Tx. Rx)	MAX DATA CLOCK RATE
0	0	÷ 1	500 KHz
0	1	÷ 16	800 KHz
1	0	÷ 64	800 KHz
1	1	MASTER RESET	

B4	B3	B2	WORD LENGTH	+ PARITY	+ STOP BITS
0	0	. 0	7	EVEN	2
Q	0	-1	- 7	ODD	2
0	1.	0	7	EVEN .	1
0	1	1	7	ODD	1
1	0	0	8	NONE	. 2
1	0	7 :	8	NONE	1
1	1	0	8	EVEN	1
1	1	1	8	000	1

BITS CR5 AND CR6 HAVE THE FOLLOWING SYSTEM APPLICATION:

CR6	CRS	
0	0	THE RTS PIN IS LOW AND TRANSMIT INTERRUPTS ARE INHIBITED. THIS IS THE CODE USED WHEN REQUESTING THAT THE COMMUNICATIONS CHANNEL BE SET-UP. IT IS NOT CLEAR TO SEND DATA YET.
0	1	THE RTS PIN IS LOW AND THE COMMUNICATIONS CHANNEL HAS BEEN SET UP. THEREFORE, THIS CODE IS USED TO GENERATE IRQ'S VIA THE TORE BIT IN THE STATUS REGISTER.
1	0	THE RTS PIN IS HIGH AND TRANSMIT INTERRUPTS ARE INHIBITED. THIS CODE CAN BE USED TO "KNOCK-DOWN" THE COMMUNICATIONS CHANNEL.
1	1	THE RTS PIN IS LOW (KEEP UP COMMUNICATIONS CHANNEL), A BREAK SIGNAL (LOW LEVEL ON TRANSMIT DATA OUT LINE) IS TRANSMITTED. THIS IS USED TO INTERRUPT THE REMOTE SYSTEM.

BIT 7. -- RECEIVER INTERRUPT ENABLE (RIE)

- "I" ENABLES INTERRUPTS CAUSED BY
 - A) RECEIVER DATA REGISTER FULL GOING HIGH
 - A LOW TO HIGH TRANSITION ON THE DATA CARRIER
 DETECT SIGNAL LINE
- "0" INHIBITS INTERRUPTS DUE TO RECEIVE DATA REGISTER FULL OR LOSS OF RECEIVE DATA CARRIER.

Determine Active CA1 (CB1) Transition for Setting FIGURE 18 - CONTROL WORD FORMAT Interrupt Flag IRQA(B)1 - (bit 7) b1=0: IRQA(B)1 set by high-to-low transition on CA1 (CB1) b1 = 1: IRQA(B)1 set by low-to-high transition on CA1 CA1 (CB1) Interrupt Request Enable/Disable (CB1). b0 = 0: Disables IRQA(B) MPU Interrupt by CA1 (CB1) active transition. 1 b0=1: Enable IRQA(B) MPU Interrupt by CA1 (CB1) active transition. IRQA(B) 1 Interrupt Flag (bit 7) 1. IRQA(B) will occur on next (MPU generated) positive Goes high on active transition of CA1 (CB1); Automatically cleared by MPU Read of Output Register A(B). transition of b0 if CA1 (CB1) active transition occurred while interrupt was disabled. May also be cleared by hardware Reset. **b**7 b6 **b**5 **b**4 b2 Control Register b0 IRQA(B)1 IRQA(B)2 CA2 (CB2) DDR CA1 (CB1) Flag Flag Control Access IRQA(B)2 Interrupt Flag (bit 6) When CA2 (CB2) is an input, IRQA(B) goes high on ac-Determines Whether Data Direction Register Or Output tive transition CA2 (CB2); Automatically cleared by Register is Addressed MPU Read of Output Register A(B). May also be b2 = 0: Data Direction Register selected. cleared by hardware Reset. b2=1: Output Register selected. CA2 (CB2) Established as Output (b5 = 1): IRQA(B) 2=0, not affected by CA2 (CB2) transitions. CA2 (CB2) Established as Output by b5 = 1CA2 (CB2) Established as Input by b5 = 0 (Note that operation of CA2 and CB2 output functions are not identical) <u>b5</u> <u>b4</u> <u>b3</u> <u>b5</u> <u>b4</u> <u>b3</u> CA2 1 0 0 b3 ≈ 0: Read Strobe with CA1 Restore CA2 (CB2) Interrupt Request Enable/Disable CA2 goes low on first high-to-low b3=0; Disables IRQA(B) MPU Interrupt by E transition following an MPU read CA2 (CB2) active transition. of Output Register A; returned high b3=1: Enables IRQA(B) MPU Interrupt by by next active CA1 transition, as CA2 (CB2) active transition. specified by bit 1. *IRQA(B) will occur on next (MPU generatb3 = 1: Read Strobe with E Restore ted) positive transition of b3 if CA2 (CB2) CA2 goes low on first high-to-low active transition occurred while interrupt E transition following an MPU read was disabled. of Output Register A; returned high Determines Active CA2 (CB2) Transition for by next high-to-low E transition dur-Setting Interrupt Flag IRQA(B)2 - (Bit b6) ing a deselect. b4 = 0: IRQA(B)2 set by high-to-low transi-CB2 tion on CA2 (CB2). b3 = 0; Write Strobe with CB1 Restore b4 = 1: IRQA(B)2 set by low-to-high transi-CB2 goes low on first low-to-high tion on CA2 (CB2). E transition following an MPU write into Output Register B; returned high by the next active CB1 transition as specified by bit 1. CRB-b7 must first be cleared by a read of data. b3 = 1: Write Strobe with E Restore CB2 goes low on first low-to-high E transition following an MPU write into Output Register B; returned <u>b5</u> <u>b4</u> <u>b3</u> high by the next low-to-high E transition following an E pulse which occurred while the part was deselected. Set/Reset CA2 (CB2) CA2 (CB2) goes low as MPU writes

b3=0 into Control Register.
CA2 (CB2) goes high as MPU writes
b3=1 into Control Register.