

51/90

31

ECE 446 – EXAM 1

PRINT NAME Peter Chrepps, CWID# A20265405, GRADE

Exam is closed book and closed notes. YOU MUST SHOW ALL YOUR WORK

Problem 1. (12 points)


a) Describe the Schmitt-trigger input. What is the meaning of the hysteresis?

Schmitt triggers lock to the rails after a trigger voltage, and only transition after the input transitions passes an opposing trigger voltage.

b) Describe the three-state buffer. What is the floating state?

Three state buffers allow a gate to be driven high or low, or also be in a floating state. This dependency on previous states is the hysteresis. Buffers can be shared or low, so that a high-2.

c) Draw the CMOS three-state buffer circuit diagram for the logic symbol below:



d) Minimize the following logic function.

$$\Sigma ABCD (1, 3, 4, 6, 9, 11, 12, 14)$$

AB \ CD	00	01	11	10
00	1	1	1	1
01	1	1	1	1
11	1	1	1	1
10	1	1	1	1

$$\bar{D}\bar{B} + \bar{B}$$

Problem 2. (12 points)

a) Describe Static 0-Hazard and Static 1-Hazard.

a hazard exposes the difference between ideal and practical designs. Although an ideal model will have gates switching infinitely quickly, real designs will not. Because practical designs have finite switching times, there can be a momentary unwanted transition as inputs switch.


b) Determine whether the logic expression for F_1 contains static hazard. Carefully explain your answer. Redesign this expression to remove the hazard if required.

$$F_1 = XY + \bar{Y}Z$$

Yes. A circuit diagram is below. When Y transitions from 1 to 0 while X and Z are 1, there will be a momentary delay as the XY and gate drops before the $\bar{Y}Z$ and gate transitions. To fix the hazard, include a redundant minterm.



c) Determine whether the logic expression for F_2 contains a static hazard. Carefully explain your answer. Redesign this expression to remove the hazard if required.




XY	Z	F
00	0	0
01	0	0
11	0	1
10	1	1

No, it does not contain the hazard, the or gates do not transition incorrectly due to Y input delay.

Problem 3. (8 points)

(a) Draw the Karnaugh Map showing the minterms for a four-bit even parity function.



Handwritten notes: A B, 0 0 0, 1 0 1, 0 1


(b) In general how many minterms does an n-input parity function have? Explain your answer.

2^{n-1} , half of the permutations

(c) In general, how many product terms does an n-input even parity function have after minimization? Explain your answer.

2^{n-1} , they don't minimize

(d) Draw the logic diagram for a 6-bit even parity generator.



Problem 4. (5 points)

Indicate whether each of the following equations is True or False. Circle T for True and F for False.

a) $W.X+Y'+Z=(W+Y'+Z).(X+Y'+W'.Z+W.Z)$

T or F

b) $(W.X'.Y.Z+W.X.Y.Z')'=(W'+X+Y'+Z').(W'+X'+Y'+Z)$

T or F

c) $\sum WXYZ(2,7,9,13) = W'.X'.Y.Z' + W'.X.Y.Z + W'.X'.Y'.Z + W.X.Y'.Z$

T or F

d) $W \oplus X \oplus Y \oplus Z = \sum WXYZ(1,2,4,7,8,11,13,15)$

T or F

e) Because of Duality Law $Y'Z' = (Y + Z)'$

T or F

LHS	RHS
00 1	00 1
01 0	01 0
10 1	10 0
11 0	11 0

-2

but you probably meant to have $W'X'Y'Z$ in which case true

Problem 5. (15 points)

a) Use properties of switching algebra to convert the following function to the product of the sums (POS) expression.

$$F = Z + X Y' Z'$$

where X, Y, and Z are input variables.

XY	Z=0	Z=1
00	0	0
01	0	0
11	0	0
10	1	0

$$F = (X + Z)(\bar{Y} + Z)$$

b) Convert the Boolean function below to maxterm canonical form using De Morgan's laws.

$$F = (X Y + X Z + Y Z)'$$
 where X, Y, and Z are input variables.


$$(X + Y)(X + Z)(Y' + Z) = F$$

$$(\bar{Y} \bar{Z} + Z \bar{X})' = F'$$

$$(Y + Z)(\bar{Z} + \bar{X}) = F$$

Problem 6. (12 points)

Design a BCD adder using two 4-bit binary adders and other logic gates such as AND, OR, and NOT.



In words:

add the two num bus (which must be 0-9)
Sub + rect 10 from the result.

If the result of the subtraction is ≥ 0

$$\rightarrow (b_3(b_2b_1b_0)) + (b_3b_2b_1b_0)$$

$b_3 = \text{msb}$
 $b_0 = \text{lsb}$

then set the high digit to 1

and get the bottom three bits of the low digit
to the bottom three bits of the subtraction outcome
by adding each with that expression.

and the first adders outcome with

Problem 7. (16 points)

a) Write the logic expressions for 74x85, the 4-bit comparator: $A=B$, $A>B$, $A<B$, $ALTOUT$, $AEQBOUT$, and $AGTBOUT$.

$$A=B$$

$$= (A_0 \text{ xor } B_0) (A_1 \text{ xor } B_1) (A_2 \text{ xor } B_2) (A_3 \text{ xor } B_3)$$

$$A > B = A_3 \bar{B}_3 + (A_3 \text{ xor } B_3) A_2 \bar{B}_2 + (A_3 \text{ xor } B_3) (A_2 \text{ xor } B_2) (A_1 \bar{B}_1)$$

$$A < B = (A=B) (A > B) + (A_3 \text{ xor } B_3) (A_2 \text{ xor } B_2) (A_1 \text{ xor } B_1) (A_0 \text{ xor } B_0)$$


$$AGTBOUT = A > B + (A=B) (AGTBIN)$$

$$ALTBOUT = A < B + (A=B) (ALTBIN)$$

$$AEQBOUT = (AEQBIN) (A=B)$$

74x85		
2	ALTBIN	ALTOUT
3	AEQBIN	AEQBOUT
4	AGTBIN	AGTBOUT
10	A0	
9	B0	
12	A1	
11	B1	
13	A2	
14	B2	
15	A3	
1	B3	

b) Use two 74x85 chips and design an 8-bit comparator to compare X_0-X_7 with Y_0-Y_7 where 0 represents the LSB and 7 represents the MSB.



c) Use the output of the 8-bit comparator and write the expressions for

$(X_0-X_7) \text{ NE } (Y_0-Y_7)$ ---- (X not equal Y)

$(X_0-X_7) \text{ GE } (Y_0-Y_7)$ ---- (X greater than or equal Y)

$(X_0-X_7) \text{ LE } (Y_0-Y_7)$ ---- (X less than or equal Y)

$$AEQBOUT_{high}$$

$$AEQBOUT_{high} + AGTBOUT_{high}$$

$$AEQBOUT_{high} + ALTBOUT_{high}$$

Problem 8. (10 points)

a) Carefully describe the design of error correction Hamming code for a 16-bit data word.

by putting parity bits at bit locations
corresponding to powers of 2 (1, 2, 4, 8, 16)
and setting each parity bit to the XOR of
a number of the data bits. You can ensure
data integrity (by having 4 parity bits
on the receiver) and if integrity is not maintained in
transit, the parity bits will correspond to the incorrect
bits, which can be noted and corrected.

b) Describe the method of detecting and correcting a one bit error in a 16-bit data word using the Hamming code.

After receiving a hamming code encoded signal,
if any of the parity bits are non-zero, an
error occurred in transit. If that is the
case, the parity bits will read out the
bit position at which the error occurred.
This bit can be flipped and the
single bit error corrected.

While Expressions

X

5