# Final Project Serial Transmitter/Receiver ECE 446

Peter Chinetti

December 2, 2014

Instructor: Professor Shanechi

## Contents

1	Abstract	3
2	Implementation2.1 Transmitter2.2 Receiver	3 3
3	Flow Charts 3.1 Transmitter	<b>4</b> 4 5
4	Code Listings           4.1 Full Transmitter Receiver Pair	6 8 10 12 13
5	Implementation Constraints	15
6	Engineering and Design Challenges	15
7	Possibilities for Expansion	15
8	Alternative Techniques	15
9	Conclusion	16

#### 1 Abstract

For this project, a simple serial receiver/transmitter pair was built. The pair operates at a selectable baud rate (1 or 10 baud). It was written in VHDL for implementation on the Spartan-3E FPGA board.

### 2 Implementation

The project is broken into two major components:

#### 2.1 Transmitter

The transmitter is simple, a FSM looping between the states of idleness and transmission. The ports to the module are a 8 bit data vector, a ready line to signal the transmitter that the input vector has settled, a clock fed at the baud rate, an output to signal to the device feeding data transmission completed, and the transmission line.

From the idle state, after the input vector is loaded with data to be transmitted, the user must assert the ready signal. This prevents the transmission from starting before the correct data is loaded. After transmission has completed, the transmitter with assert its done signal, informing the user that new data can be loaded safely. The data on the input vector must remain stable between the time that the ready input is asserted and the done signal replies.


#### 2.2 Receiver

The receiver is more complicated, to account for the asynchronous nature of the serial signal. It too is a state machine, but it has two 'clocks' the clk input is connected to a source running at 16 times the baud rate, and a resettable counter that divides that clock by 16. When the falling edge that starts the byte is sensed, the counter is aligned to sample at the center of each bit.


On the receiver, the done signal is asserted when the receiver is in an idle state, and the output vector can be safely sampled. If the done signal is not asserted, the vector is loading new data. The err signal is asserted if there is a framing error, informing the user to discard the output vector.

## 3 Flow Charts

## 3.1 Transmitter



## 3.2 Receiver



## 4 Code Listings

#### 4.1 Full Transmitter Receiver Pair

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  entity rx_tx is
    Port (din: in STDLOGIC_VECTOR (7 downto 0);
           dout : out STD_LOGIC_VECTOR (7 downto 0);
           speed: in STD_LOGIC;
           clk: in STD_LOGIC;
           strataflash_oe : out std_logic;
           strataflash_ce : out std_logic;
           strataflash_we : out std_logic;
           lcd_d : inout std_logic_vector(7 downto 4);
           lcd_rs : out std_logic;
           lcd_rw : out std_logic;
           lcd_e : out std_logic);
  end rx_tx;
  architecture Behavioral of rx_tx is
19
    component rx is
      Port ( rx_line : in STD_LOGIC;
21
              clk: in STD_LOGIC;
              err : out STDLOGIC := '1';
              data : out STD_LOGIC_VECTOR (7 downto 0) := "000000000";
             ready \ : \ {\color{red}out} \quad STD\_LOGIC) \ ;
    end component;
    component tx is
      Port ( clk : in STD_LOGIC;
              ready: in STD_LOGIC;
             data: in STD_LOGIC_VECTOR (7 downto 0);
              tx_line : out STD_LOGIC;
             done : out STD_LOGIC);
    end component;
    component LCD_IF is
      Port (
                               : in std_logic_vector(3 downto 0);
                   int1
35
             int2
                         : in std_logic_vector(3 downto 0);
            int3
                         : in std_logic_vector(3 downto 0);
37
                         : in std_logic_vector(3 downto 0);
             strataflash_oe : out std_logic;
             strataflash_ce : out std_logic;
             strataflash_we : out std_logic;
41
            lcd_d : inout std_logic_vector(7 downto 4);
             lcd_rs : out std_logic;
43
            lcd_rw : out std_logic;
            lcd_e : out std_logic;
45
            clk_50mhz : in std_logic);
    end component;
47
      -The selectable clocks feed the data rates required for 1 and 10
       baud comms
     -as well as the 16x multiplied clock the rx side needs.
49
    component selectable_clock is
      Port ( clk : in std_logic;
              s0 : in std_logic;
```

```
s1 : in std_logic;
53
               out_clk : out std_logic);
     end component:
     signal input_buffer , output_buffer : STD_LOGIC_VECTOR(7 downto 0)
     signal rx_sel_0 , rx_sel_1 , tx_sel_0 , tx_sel_1 : STD_LOGIC;
     signal rx_clk , tx_clk : STD_LOGIC;
     signal tx_ready , tx_done : STD_LOGIC;
59
     signal comms_line : STD_LOGIC;
     signal rx_ready , rx_err : STD_LOGIC;
61
63 begin
     tx_0 : tx
     port map(
         {\tt clk} \; \Longrightarrow \; {\tt tx\_clk} \; ,
         ready => tx_ready
67
         data => input_buffer ,
         tx_line => comms_line,
69
         done \Rightarrow tx\_done);
     rx_0 : rx
71
     port map(
         rx_line => comms_line,
         clk \Rightarrow rx_clk,
         err => rx_err,
         data => output_buffer,
         ready \Rightarrow rx_ready);
     rx_clk_sel : selectable_clock
     port map(
79
         clk => clk,
         s0 \Rightarrow rx_sel_0,
81
         s1 \Rightarrow rx_sel_1,
         out_clk \Rightarrow rx_clk);
83
     tx\_clk\_sel : selectable\_clock
85
     port map(
         clk => clk,
         s0 \implies tx_sel_0,
         s1 \implies tx_sel_1,
         out_clk \implies tx_clk);
     lcd_0 : LCD_IF
     port map(
91
         int1 => input_buffer(3 downto 0),
         int2 => input_buffer (7 downto 4),
93
         int3 => output_buffer(3 downto 0),
         int4 => output_buffer (7 downto 4),
95
         strataflash_oe => strataflash_oe ,
         strataflash_ce => strataflash_ce,
97
         strataflash_we => strataflash_we,
         lcd_d \Rightarrow lcd_d,
99
         lcd_rs \Rightarrow lcd_rs,
         lcd_rw \Rightarrow lcd_rw,
         lcd_e \Rightarrow lcd_e,
         clk_50mhz \implies clk);
     --locking the tx ready line ready to transmit
     tx_ready <= '1';
     process(tx_done, din)
     begin
         -using the 'done' line for flow control instead
```

```
if tx\_done = '1' then
109
         input_buffer <= din;
       end if:
111
     end process;
     process(rx_ready, rx_err, output_buffer)
113
     begin
        -this might be hard to debug, as errors are opaque
       if rx_ready = '1' and rx_err = '0' then
         dout <= output_buffer;</pre>
117
       end if;
     end process;
119
     process(speed)
     begin
121
       if speed = '1' then
         -10 baud rx/tx
123
         --rx runs at 160 Hz
         rx_sel_0 <= '1';
         rx_sel_1 <= '1';
         --tx runs at 10 Hz
         tx_sel_0 <= '0';
         tx_sel_1 <= ',1';
       else
         --1 baud rx/tx
         --rx runs at 16 Hz
         rx_sel_0 <= '0';
         rx - sel_1 <= '0';
         --tx runs at 1 Hz
         tx_sel_0 <= '1';
         tx_sel_1 <= '0';
       end if;
     end process;
   end Behavioral;
```

 $../RS-232/rx_tx.vhd$ 

#### 4.2 Transmitter

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity tx is
    Port ( clk : in STD_LOGIC;
    ready: in STD_LOGIC;
    data : in STD_LOGIC_VECTOR (7 downto 0);
    tx_line : out STD_LOGIC;
        done : out STD_LOGIC);
end tx;

architecture Behavioral of tx is
type state is (idle, start_bit, bit_0, bit_1, bit_2, bit_3, bit_4, bit_5, bit_6, bit_7, stop_bit);
signal f : state;
signal p : state := idle;
```

```
begin
  process (clk)
  begin
    -- FSM based implementation switches at the clocks
21
    if rising_edge(clk) then
     p \ll f;
23
    end if;
end process;
  process (p, ready, data)
  begin
    case p is
      when idle =>
         -The ready line unlocks the FSM
         -from it's idle state. It exists
         -- to allow the input lines to settle
33
         tx_line \ll '1';
         done <= '1';
         if ready = ',1' then
           f \le start\_bit;
37
         else
           f <= idle;
39
         end if;
      when start_bit =>
41
         done <= '0';
tx_line <= '0';</pre>
         f \leq bit_0;
       when bit_0 =>
45
         tx\_line \ll data(7);
         f \le bit_1;
47
       when bit_1 =>
         tx\_line \le data(6);
49
         f <= bit_-2;
      when bit_2 =>
         tx\_line \ll data(5);
         f \le bit_3;
       when bit 3 \Rightarrow
         tx\_line \ll data(4);
         f \leq bit_4;
57
      when bit_4 =>
         tx\_line \le data(3);
59
         f \leq bit_5;
      tx\_line \le data(2);
61
         f \le bit_6;
       when bit_6 =>
         tx\_line \le data(1);
         f <= bit_-7;
      when bit_7 =>
         tx\_line \le data(0);
         f <= stop\_bit;
      when stop_bit \Rightarrow
69
         tx\_line \ll '1';
         f <= idle;
    end case;
end process;
```

75 end Behavioral;

../RS-232/tx.vhd

#### 4.3 Receiver

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
   entity rx is
     Port ( rx_line : in STD_LOGIC;
             clk : in STDLOGIC;
              \texttt{err} \ : \ \mathbf{out} \quad \mathsf{STD\_LOGIC} \ := \ \texttt{'1'};
              data : out STD\_LOGIC\_VECTOR (7 downto 0) := "000000000";
              ready : out STD_LOGIC);
  end rx;
   architecture Behavioral of rx is
     component clk_sampler is
14
       Port ( reset : in STD_LOGIC;
                clk :in STDLOGIC;
16
                full : out STD_LOGIC);
     end component;
     {\color{red} \textbf{signal sampler\_full}} \;\; \textbf{sampler\_reset} \;\; : \;\; \textbf{STD\_LOGIC};
     type state is (idle, start_bit, bit_0, bit_1, bit_2, bit_3, bit_4
       , bit_5, bit_6, bit_7, stop_bit);
     signal f : state;
     \  \  \, signal\  \, p\  \, :\  \, state\  \, :=\  \, idle\,;
   begin
24
     cs_0 : clk_sampler
     port map(
          clk => clk,
26
          reset => sampler_reset,
          full => sampler_full);
28
     process (clk)
     begin
30
        if rising_edge(clk) then
         p \ll f;
       end if;
     end process:
     process(rx_line, sampler_full, p)
     begin
       case p is
38
          when idle =>
            if rx_line = '0' then
40
               -- falling edge of start bit detected,
               --reset the clock divider to 1/2 period
sampler_reset <= '1';</pre>
42
               f <= start_bit;
44
            end if;
            ready <= '1';
          when start_bit =>
            \mathrm{ready} \; <= \; `0 \; `;
```

```
sampler_reset <= '0';
if sampler_full = '1' then</pre>
                    if rx_line = '0' then
                       f \le bit_0;
52
                    else
                      f \ll idle;
54
                   end if;
                end if;
56
             when bit_0 \Rightarrow
                data(7) <= rx_line;
if sampler_full = '1' then</pre>
58
                    f <= bit_-1;
60
                 else
                   f \le bit_0;
62
                end if;
             when bit_1 =>
64
                data(6) <= rx_line;
if sampler_full = '1' then
66
                    f \ll bit_2;
                 else
68
                   f \le bit_1;
                end if;
70
             when bit_2 \Rightarrow
                data(5) \le rx_line;
72
                 if sampler_full = '1' then
                   f \le bit_3;
                 else
                   f \leq bit_2;
76
                end if;
             when bit_3 \Rightarrow
78
                data(4) <= rx_line;
if sampler_full = '1' then
80
                   f <= bit_-4;
                 else
82
                   f \leq bit_3;
                end if;
             when bit_4 \Rightarrow
                \begin{array}{ll} {\rm data}\,(3) <= \ {\rm rx\_line}\,; \\ {\rm if} \ {\rm sampler\_full} \ = \ '1\,' \ {\rm then} \end{array}
                    f \ll bit_5;
88
                 else
90
                   f \leq bit_4;
                end if;
             when bit_5 =>
92
                data(2) \le rx_line;
                 if sampler_full = ',1' then
94
                    f \le bit_6;
                 else
96
                   f \leq bit_5;
                end if;
             when bit_6 \Rightarrow
                \begin{array}{ll} {\rm data}\,(1) <= \; {\rm rx\_line}\,; \\ {\rm if} \; \; {\rm sampler\_full} \; = \; {\rm '1'} \; \; {\rm then} \end{array}
                   f \leq bit_7;
                 else
                   f \leq bit_6;
                end if;
```

```
when bit_7 =>
106
                 \begin{array}{l} {\rm data}\,(0) <= \; {\rm rx\_line}\,; \\ {\rm if} \; \; {\rm sampler\_full} \; = \; {\rm '1'} \; \; {\rm then} \end{array}
108
                   f \le stop_bit;
                 else
                   f \leq bit_7;
                 end if;
             when stop_bit =>
                 if sampler_full = '1' then
114
                    if rx\_line = '1' then
                       err <= '0';
                    else
                      err <= '1';
118
                   end if;
                   f <= idle;
                 else
                   f \ll stop_bit;
                end if;
          end case;
       end process;
128
    end Behavioral;
```

../RS-232/rx.vhd

#### 4.3.1 Receiver Clock Divider

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.NUMERIC_STD.ALL;
  entity clk_sampler is
    Port ( reset : in STD_LOGIC;
           clk: in STD_LOGIC;
           full: out STD_LOGIC);
  end clk_sampler;
  architecture Behavioral of clk_sampler is
   signal counter: unsigned(3 downto 0) :="0000";
14
16
    process(clk, reset)
    begin
      if reset = '1' then
        -reset for a half count.
        counter <= "1000";
      elsif rising_edge(clk) then
        counter <= counter + "0001";
      end if;
24
    end process;
26
    process(counter)
```

```
begin
28
       --Full is 1/16 of the incoming frequency
       if counter = "1111" then
30
         full <= ~'1~';
       else
         full \ll '0';
      end if;
    end process;
    process (reset)
38
    begin
    end process;
40
  end Behavioral;
```

 $../RS-232/clk\_sampler.vhd$ 

#### 4.4 Clock Divider

```
- Selectable output frequency clock divider code.
2 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
4 use IEEE.STD_LOGIC_ARITH.ALL;
  use IEEE.STD_LOGIC_UNSIGNED.ALL;
  entity selectable_clock is
    Port ( clk : in std_logic;
           s0 : in std_logic;
           s1 : in std_logic;
           out_clk : out std_logic);
  end selectable_clock;
  -- If s1 and s0 are both low, the output clock rate is 16 Hz.
  -If s1 is low and s0 is high, the output clock rate is 1 Hz.
14 -- If s1 is high and s0 is low, the output clock rate is 10 Hz.
  -If s1 and s0 are both high, the output clock rate is 160~\mathrm{KHz}.
  architecture Behavioral of selectable_clock is
16
  begin
    process (clk, s0, s1)
18
      variable count : integer := 0;
    begin
20
      if clk = '1' and clk'event then
        count := count + 1;
        -- Start a process.
        - Variable declaration.
        -- Rising edge detection.
        - Code to create the 16 Hz clock.
26
        if s0 = 0, and s1 = 0, then
          if count >= 3125000 then
28
             — Taken off a 50MHz clock.
            count := 0:
30
           - Reset count for next cycle.
          end if;
          if count >= 0 and count <= 1562500 then
            out\_clk \ll '1';
           - High portion of 16 HZ clock.
          else
```

```
\operatorname{out\_clk} <= '0';
           -- Low portion of 16 HZ clock.
           end if:
         end if;
40
         -- Code to create the 1 Hz clock.
         if s0 = '1' and s1 = '0' then
42
           if count >= 50000000 then
              — Taken off a 50MHz clock.
44
             count := 0;
           - Reset count for next cycle.
46
           end if;
           if count >= 0 and count <= 25000000 then
             out_clk \ll '1';
           -- High portion of 1 HZ clock.
           else
             out_clk <= '0';
52
           - Low portion of 1 HZ clock.
           end if;
54
         end if;
        -- Code to create the 10 Hz clock. if s0 = '0' and s1 = '1' then
56
           if count >= 5000000 then
58
              — Taken off a 50MHz clock.
             count := 0;
60
             - Reset count for next cycle.
           end if;
           if count >= 0 and count <= 2500000 then
             out_clk \ll '1';
64
           - High portion of 10 HZ clock.
             \verb"out-clk" <= ",0";
           -- Low portion of 10 HZ clock.
68
           end if;
         end if;
          - Code to create the 160 Hz clock.
         if s0 = '1' and s1 = '1' then
           if count >= 312500 then

    Taken off a 50MHz clock.

             count := 0:
             - Reset count for next cycle.
76
           end if;
           if count >= 0 and count <= 156250 then
78
             out_clk <= '1';
           -- High portion of 160 Hz clock.
80
             out_clk <= '0';
            - Low portion of 160 Hz clock.
           end if;
        end if;
      end if;
    end process;
88 end Behavioral;
```

 $../RS-232/clk\_divider.vhd$ 

## 5 Implementation Constraints

The only constraints in this project were the desired baud rate and the available space on the FPGA. This project had neither the speed nor the size to pose a serious implementation problem.

### 6 Engineering and Design Challenges

The most challenging section of this design was manipulating the 50MHz onboard clock to produce two sets of three slower rates. The selectable clock divider circuit provided in the lab manuals was modified to produce the required rates.

The rest of the design was a straightforward series of FSMs.


## 7 Possibilities for Expansion

This asynchronous communication unit could be used in any 3.3 volt digital circuit that required only a low speed link, as the data transfer rate is very low. A faster version of the circuit is used to interconnect many hobbyist electronics project, such as those using an Arduino.

If the design requirements were changed to include a need for error correction, hamming codes could be interwoven into the data bits to provide that functionality. Unfortunately, these bits would slow data rate, and each frame would either have to be extended or it would transmit fewer bits.

## 8 Alternative Techniques

What we have implemented in this lab is not true RS-232, as RS-232 has voltages between -15 to -3 and 3 to 15 volts, not 0 to 3.3 as this transmitter actually outputs. A diagram of an RS-232 transmission of the letter 'K' is below:



Instead, what we built in lab is an UART (Universal Asynchronous Receiver/-Transmitter). The UART protocol has the high idle states and non-reversed signaling at DC voltages. [3]

A limitation both RS-232 and the implemented transmitter is data rate. It is very difficult to increase the data rate of these designs enough to make them competitive with their successor interconnect protocol: USB. USB transmissions happen on a pair of differential lines, where the signal is protected somewhat from noise. This and other improvements allow USB to transmit at 480 Mbit/s, significantly higher than is possible with RS-232. [1]

#### 9 Conclusion

Much was learned in the construction of this unit. Integration and testing of small modules was successfully performed. Working with pre-built modules such as the LCD driver unit was also practiced. The unit works, and could be useful as a component in low speed applications.

#### References

- [1] Compaq, HP, Intel, Lucent, Microsoft, NEC and Philips, *Universal Serial Bus Specification Revison 2.0*. USB Implementers Forum, 2000
- [2] Samuel Tardieu, Rs232 Oscilloscope trace, Web, March, 2009
- [3] Various, Universal Asynchronous Receiver/Transmitter Wikipedia, 2014