

Experiment No. 10
Digital to Analog Converters
ECE 446

Peter CHINETTI


December 4, 2014

Instructor: Professor Shanechi


1 Introduction

Digital signals are represented as a high and ground voltage. When interacting with the physical world however, it is often useful to be able to produce a range of voltages. A digital to analog converter translates a digital vector into a range of voltages.

The translation is done with a resistor bridge as shown below:



Graphing V_{out} over time gives each bit's individual voltage contribution.



Where the LSB is on the left, and the MSB is on the right. To find any other combination of powered and grounded bits, simply add the voltages for the bits that are high (3.3v) to find the resultant V_{out} .

Decimal Input Value	<i>OutputVoltage</i>
0	0.00000
1	0.20625
2	0.41250
3	0.61875
4	0.82500
5	1.03125
6	1.23750
7	1.44375
8	1.65000
9	1.85625
10	2.06250
11	2.26875
12	2.47500
13	2.68125
14	2.88750
15	3.09375

2 Procedure

- a. Write VHDL to implement counter
- b. Assign pins to ports
- c. Simulate
- d. Program and Test

3 Equipment

- PC
- Spartan-3E development board

4 Code

4.1 Counter Module

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.NUMERIC_STD.ALL;
4
5 entity Counter is
6     Port ( clk_in : in  STD_LOGIC;
7           o : out STD_LOGIC_VECTOR(3 downto 0) := "0000";
8           tc : out STD_LOGIC := '0';
9           reset : in  STD_LOGIC);
10 end Counter;
11
12 architecture Behavioral of Counter is
13     signal counter: unsigned(3 downto 0) := "0000";
14     signal cnt_clk: STD_LOGIC;
15
16     component selectable_clock is
17     Port ( clk : in  std_logic;
18           s0 : in  std_logic;
19           s1 : in  std_logic;
20           out_clk : out std_logic);
21 end component;
22 begin
23     clk_div : selectable_clock
24     port map(
25         clk => clk_in ,
26         s0 => '1',
27         s1 => '1',
28         out_clk => cnt_clk);
29
30     o <= std_logic_vector(counter);
31     process(cnt_clk, reset)
32     begin
33         if rising_edge(cnt_clk) then
```

```

35     if reset = '1' then
36         counter <= "0000";
37     elsif counter <= "1111" then
38         counter <= counter + "0001";
39     elsif counter = "1111" then
40         counter <= "0000";
41     end if;
42 end if;
43 end process;
44 process(counter)
45 begin
46     if counter = "1111" then
47         tc <= '1';
48     else
49         tc <= '0';
50     end if;
51 end process;
end Behavioral;

```

Counter.vhd

4.2 Counter Test Module

```

LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;

4
5 ENTITY Counter_test IS
6 END Counter_test;

8 ARCHITECTURE behavior OF Counter_test IS

10     -- Component Declaration for the Unit Under Test (UUT)

12     COMPONENT Counter
13     PORT(
14         clk_in : IN  std_logic;
15         o      : OUT std_logic_vector(3 downto 0);
16         tc     : OUT std_logic;
17         reset  : IN  std_logic
18     );
19     END COMPONENT;

20

22     --Inputs
23     signal clk_in : std_logic := '0';
24     signal reset  : std_logic := '0';

26     --Outputs
27     signal o : std_logic_vector(3 downto 0);
28     signal tc : std_logic;

30     -- Clock period definitions
31     constant clk_period : time := 10 ns;
32

```

```

34 BEGIN
35
36   -- Instantiate the Unit Under Test (UUT)
37   uut: Counter PORT MAP (
38       clk_in => clk_in ,
39       o => o ,
40       tc => tc ,
41       reset => reset
42   );
43
44   -- Clock process definitions
45   clk_process : process
46   begin
47       clk_in <= '0';
48       wait for clk_period/2;
49       clk_in <= '1';
50       wait for clk_period/2;
51   end process;
52
53   -- Stimulus process
54   stim_proc: process
55   begin
56       -- hold reset state for 100 ns.
57       wait for 100 ns;
58
59       wait for clk_period*10;
60
61       -- insert stimulus here
62
63       wait;
64   end process;
65
66 END;
```

Counter_test.vhd

4.3 Clock Divider Module

```

-- Selectable output frequency clock divider code.
2 library IEEE;
3 use IEEE.STD_LOGIC_1164.ALL;
4 use IEEE.STD_LOGIC_ARITH.ALL;
5 use IEEE.STD_LOGIC_UNSIGNED.ALL;
6 entity selectable_clock is
7     Port ( clk : in std_logic;
8           s0 : in std_logic;
9           s1 : in std_logic;
10          out_clk : out std_logic);
11 end selectable_clock;
12 --If s1 and s0 are both low, the output clock rate is 1/10 Hz.
13 --If s1 is low and s0 is high, the output clock rate is 1 Hz.
14 --If s1 is high and s0 is low, the output clock rate is 10 Hz.
15 --If s1 and s0 are both high, the output clock rate is 1 KHz.
16 architecture Behavioral of selectable_clock is
```

```

begin
18  process (clk, s0, s1)
    variable count : integer := 0;
20  begin
    if clk = '1' and clk'event then
22      count := count + 1;
        -- Start a process.
24      -- Variable declaration.
        -- Rising edge detection.
26      -- Code to create the 1/10 Hz clock.
        if s0 = '0' and s1 = '0' then
28          if count >= 500000000 then
                -- Taken off a 50MHz clock.
30                count := 0;
                -- Reset count for next cycle.
32            end if;
            if count >= 0 and count <= 250000000 then
34                out_clk <= '1';
                -- High portion of 1/10 HZ clock.
36            else
                out_clk <= '0';
38                -- Low portion of 1/10 HZ clock.
                end if;
40            end if;
            -- Code to create the 1 Hz clock.
42            if s0 = '1' and s1 = '0' then
                if count >= 50000000 then
44                    -- Taken off a 50MHz clock.
                    count := 0;
46                    -- Reset count for next cycle.
                    end if;
                    if count >= 0 and count <= 25000000 then
48                        out_clk <= '1';
                        -- High portion of 1 HZ clock.
50                    else
                        out_clk <= '0';
52                        -- Low portion of 1 HZ clock.
                    end if;
54                end if;
                -- Code to create the 10 Hz clock.
56                if s0 = '0' and s1 = '1' then
                    if count >= 5000000 then
58                        -- Taken off a 50MHz clock.
                        count := 0;
60                        -- Reset count for next cycle.
                        end if;
                        if count >= 0 and count <= 2500000 then
62                            out_clk <= '1';
                            -- High portion of 10 HZ clock.
64                        else
                            out_clk <= '0';
66                            -- Low portion of 10 HZ clock.
                        end if;
68                    end if;
                    -- Code to create the 1 KHz clock.
70                    if s0 = '1' and s1 = '1' then
                        if count >= 50000 then
72                            --

```


```

74     -- Taken off a 50MHz clock.
       count := 0;
76     -- Reset count for next cycle.
       end if;
78     if count >= 0 and count <= 25000 then
       out_clk <= '1';
80     -- High portion of 1 KHz clock.
       else
82     out_clk <= '0';
       -- Low portion of 1 KHz clock.
84     end if;
       end if;
86     end if;
       end process;
88 end Behavioral;

```

clk_div.vhd

5 Scope Trace



6 Tabular Measurements

Decimal Input Value	<i>MeasuredOutput</i>	Calculated Output	Percent Error
0	0.00000	0.00000	0.00%
1	0.18700	0.20625	-9.33%

2	0.37500	0.41250	-9.09%
3	0.56250	0.61875	-9.09%
4	0.74375	0.82500	-9.85%
5	0.92500	1.03125	-10.30%
6	1.13125	1.23750	-8.59%
7	1.32500	1.44375	-8.23%
8	1.50000	1.65000	-9.09%
9	1.70000	1.85625	-8.42%
10	1.86750	2.06250	-9.45%
11	2.06875	2.26875	-8.82%
12	2.25625	2.47500	-8.84%
13	2.45000	2.68125	-8.62%
14	2.65000	2.88750	-8.23%
15	2.83750	3.09375	-8.28%

7 Conclusions

The purpose of this lab was achieved. A DAC was built and tested. Operation was verified through simulation and physical implementation.