Experiment No. 6 High-Speed Adder ECE 446

Peter Chinetti

October 7, 2014

Date Performed: September 28, 2014 Instructor: Professor Shanechi

1 Introduction

Although the ripple adder used in earlier labs is architecturally simple, the delay introduced through ripple propagation is problematic for larger word widths.

A solution has been designed to allow parallel addition more quickly. It introduces a carry and propagate signal for each bit, which are the result of operations on the previous bits.

The downside of this approach is the increase in complexity, and therefore transistor count, of the High-Speed Adder.

2 Procedure

- a. Write VHDL to implement adder.
- b. Assign pins to ports
- c. Simulate
- d. Program and Test

3 Equipment

- PC
- Spartan-3E development board

4 Code

4.1 Top-level Module

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  entity claadder is
    Port ( cin : in STD_LOGIC; co : out STD_LOGIC;
            A: in STD_LOGIC_VECTOR (3 downto 0);
            B: in STD_LOGIC_VECTOR (3 downto 0);
            S: out STD_LOGIC_VECTOR (3 downto 0));
  end claadder;
11
  architecture Behavioral of claadder is
13
     signal ci : STD_LOGIC_VECTOR (2 downto 0);
     signal gi, pi, si, bi : STDLOGIC-VECTOR (3 downto 0);
    component CLA
17
       Port ( g, p : in STDLOGIC_VECTOR (3 downto 0);
               c : out STD_LOGIC_VECTOR (3 downto 0);
19
               c0 : in STDLOGIC
            );
21
    end component;
23
    component propgen
       Port (a: in STD_LOGIC_VECTOR (3 downto 0);
              b: in STD_LOGIC_VECTOR (3 downto 0);
              p : out STD_LOGIC_VECTOR (3 downto 0);
               g : out STDLOGIC_VECTOR (3 downto 0)
29
    end component;
31
    component adder
      Port (a, b : in STDLOGIC-VECTOR(3 downto 0); c : in STDLOGIC-VECTOR(3 downto 0);
              sum : out STD_LOGIC_VECTOR(3 downto 0)
35
    end component;
37
  begin
39
     cla_0 : CLA
41
     port map (
          g \implies gi,
43
          p \Rightarrow pi,
          c0 \implies cin,
45
          c(2 \text{ downto } 0) \Rightarrow ci,
47
          c(3) \Rightarrow co
    propgen_0 : propgen
    port map (
          a \implies A,
          b \implies bi,
```

```
p \implies pi,
            g \implies gi
57
      process (B, cin)
      begin
59
         if cin = '0' then
           bi <= B;
         elsif cin = '1' then
          bi \le not B;
63
        end if;
     end process;
      \mathtt{adder\_0} \; : \; \mathtt{adder}
      port map (
69
            a \implies A,
             b \implies bi,
71
             c(0) \implies cin,
             c(3 \text{ downto } 1) \Rightarrow ci,
73
             sum \implies S
  end Behavioral;
```

claadder.vhd

4.2 CLA Module

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   entity CLA is
     Port (g: in STD_LOGIC_VECTOR (3 downto 0);
                 p: in STDLOGIC-VECTOR (3 downto 0);
c: out STDLOGIC-VECTOR (3 downto 0);
                 c0 : in STDLOGIC);
8 end CLA;
10 architecture Behavioral of CLA is
12 begin
      c(0) \le g(0) or (p(0) and c0);
      \begin{array}{l} c(1) <= g(1) \text{ or } (p(1) \text{ and } (g(0) \text{ or } (p(0) \text{ and } c0))); \\ c(2) <= g(2) \text{ or } (p(2) \text{ and } (g(1) \text{ or } (p(1) \text{ and } (g(0) \text{ or } (p(0) \text{ and } c0))); \end{array}
        c0)))));
      c(3) \leftarrow g(3) or (p(3)) and (g(2)) or (p(2)) and (g(1)) or (p(1)) and (g(1))
         g(0) or (p(0) and c(0))))));
18
   end Behavioral;
```

CLA.vhd

4.3 Propagation Module

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  entity propgen is
    Port (a: in STD_LOGIC_VECTOR (3 downto 0);
            b: in STD_LOGIC_VECTOR (3 downto 0);
            p : out STD_LOGIC_VECTOR (3 downto 0);
            g : out STD_LOGIC_VECTOR (3 downto 0));
  end propgen;
10
  architecture Behavioral of propgen is
12
  begin
14
    g <= a \ \ \text{and} \ \ b\,;
16
    p \le a \text{ or } b;
  end Behavioral;
```

propgen.vhd

4.4 Test

```
LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
  ENTITY claadder_test IS
    END claadder_test;
  ARCHITECTURE behavior OF claadder_test IS
       -- Component Declaration for the Unit Under Test (UUT)
10
    COMPONENT claadder
12
       PORT(
              cin : IN std_logic;
              co : OUT std_logic;
14
             A: IN std_logic_vector(3 downto 0);
B: IN std_logic_vector(3 downto 0);
S: OUT std_logic_vector(3 downto 0)
18
    END COMPONENT;
20
     --Inputs
     signal cin : std_logic := '0';
     signal A : std_logic_vector(3 downto 0) := (others => '0');
     signal B : std_logic_vector(3 downto 0) := (others => '0');
26
     --Outputs
     signal co : std_logic;
28
     signal S : std_logic_vector(3 downto 0);
30
  BEGIN
```

```
32
      -- Instantiate the Unit Under Test (UUT)
    uut: claadder PORT MAP (
34
                    cin \implies cin ,
                    co \implies co,
36
                    A \Rightarrow A,
                    B \implies B,
                    S \implies S
      - Stimulus process
42
     stim\_proc: process
44
           - hold reset state for 100 ns.
       wait for 10 ns;
46
       A <= "0001";
48
       wait for 10 ns;
       B <= "0001";
       wait for 10 ns;
       A <= "0010";
56
       wait for 10 ns;
       A <= "1111";
       wait for 10 ns;
       A <= "0111";
       \mbox{cin} <= \mbox{'1'};
       wait for 10 ns;
68
       B \le "0111";
70
       wait for 10 ns;
       B \le "0000";
       A <= "0000";
76
    end process;
  END;
```

claadder_test.vhd

5 Conclusions

The purpose of this lab was achieved. A high-speed adder was built and tested. Operation was verified through simulation and physical implementation.