Experiment No. 2 Four-Bit Ripple-Carry Adder/Subtractor ECE 446

Peter Chinetti

September 16, 2014

Date Performed: September 9, 2014 Instructor: Professor Shanechi

1 Introduction

Ripple adders are a type of adder circuit that uses chained single bit adders to create a wider adder unit. They were chosen for this lab to demonstrate how VHDL allows for modular circuit construction. This modular construction lays at the core of why hardware programming languages have become so popular: they allow design reuse.

2 Background

2.1 Karnaugh Maps

2.1.1 Sum

		A	В		
		00	01	11	10
Cin	0	0	1	0	1
	1	1	0	1	0

2.1.2 C_{out}

2.2 Minimized Equations

```
Sum = A \oplus B \oplus C_{in} \oplus op\_sel \\ C_{out} = C_{in} \overline{A(B \oplus op\_sel) + \overline{C_{in}} A(B \oplus op\_sel)} + C_{in} \overline{A(B \oplus op\_sel)} +
```

3 Procedure

- a. Generate minimized equations for adder.
- b. Write VHDL to implement logic.
- c. Assign pins to ports
- d. Simulate
- e. Program and Test

4 Equipment

- PC
- Spartan-3E development board

5 Code

5.1 Top-level Module

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   entity Adder is
                          STD_LOGIC_VECTOR (3 downto 0);
       Port (A: in
                B: in STDLOGIC-VECTOR (3 downto 0);
                Co : out STD_LOGIC;
                S: out STD_LOGIC_VECTOR (3 downto 0);
            OP_sel : in STD_LOGIC);
  end Adder;
11
   architecture Behavioral of Adder is
13
     signal c_0, c_1, c_2 : STD_LOGIC;
15
     component adder_block
       {\color{red} \textbf{Port}\,(\ \textbf{a}\,,\ \textbf{b}\,,\ \textbf{ci}\,,\ \textbf{op\_sel}\ :\ \textbf{in}\ \textbf{STD\_LOGIC};}
            s, co : out STDLOGIC);
     end component;
21 begin
```

```
adder_0: adder_block
23
         port map (
           a \Rightarrow A(0),
           b \Rightarrow B(0),
25
            op\_sel => OP\_sel,
            ci \Rightarrow OP\_sel,
27
           co \Rightarrow c_0,
           s \Rightarrow S(0)
29
         );
      adder_1: adder_block
31
         port map (
           a \Rightarrow A(1),
           b \implies B(1),
           op_sel => OP_sel,
            ci \implies c_0,
           co \Rightarrow c_1,
37
           s \Rightarrow S(1)
39
      adder_2: adder_block
         port map (
41
           a \implies A(2),
           b \Rightarrow B(2),
43
            op_sel => OP_sel,
45
            ci \implies c_1,
           co \implies c_-2,
           s \Rightarrow S(2)
      adder_3: adder_block
49
         port map (
           a \Rightarrow A(3),
           b \implies B(3),
           op_sel => OP_sel,
53
            ci \implies c_2,
           co \Rightarrow Co,
           s \Rightarrow S(3)
59 end Behavioral;
```

Adder.vhd

5.2 1 Bit Adder Module

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity adder is
Port (A: in STD_LOGIC;
B: in STD_LOGIC;
Cin: in STD_LOGIC;
sum: in STD_LOGIC;
Cout: in STD_LOGIC;
op_sel: in STD_LOGIC);
end adder;
```

```
architecture add_arch of adder is
begin

sum <= (Cin and (not A) and (not (B xor op_sel))) or ((not Cin)
and (not A) and (B xor op_sel)) or (Cin and A and (B xor op_sel
)) or ((not Cin) and A and (not (B xor op_sel)));
Cout <= (A and (B xor op_sel)) or (Cin and A) or (Cin and (B xor op_sel));
end add_arch;
```

short.vhd

5.3 Test Module

```
LIBRARY ieee;
  USE ieee.std_logic_1164.ALL;
  ENTITY small_adder IS
  END small_adder;
  ARCHITECTURE behavior OF small_adder IS
       -- Component Declaration for the Unit Under Test (UUT)
      COMPONENT adder_block
      PORT(
13
            a : IN std_logic;
            b : IN std_logic;
             ci : IN std_logic;
            s: OUT std_logic;
co: OUT std_logic;
             op_sel : IN std_logic
19
      END COMPONENT;
21
23
     --Inputs
      signal a : std_logic := '0';
25
      signal b : std_logic := '0';
signal ci : std_logic := '0';
      signal op_sel : std_logic := '0';
     -Outputs
      signal s : std_logic;
31
      signal co : std_logic;
35 BEGIN
    -- Instantiate the Unit Under Test (UUT)
37
      uut: adder_block PORT MAP (
             a \implies a\,,
              b \Rightarrow b,
              ci \implies ci,
```

```
s \implies s,
               co \Rightarrow co,
              op_sel => op_sel
            );
45
47
      - Stimulus process
      stim_proc: process
49
          -- hold reset state for 100 ns.
51
          wait for 10 ns;
53
       a <= '1';
55
       wait for 10 ns;
57
       a <= \ \ '0 \ ';
       b <= '1';
59
       wait for 10 ns;
61
       a <= '1';
63
       wait for 10 ns;
65
       a <= \,\,{}^{,}0\,\,{}^{,};
       b <= '0';
69
       wait for 10 ns;
71
       op_sel <= '1';
ci <= '1';
73
       wait for 10 ns;
75
       a <= '1';
       wait for 10 ns;
       a \le 0.75; b \le 0.75;
81
83
       wait for 10 ns;
85
       a <= '1';
87
         wait;
      end process;
91 END;
```

test.vhd

6 Conclusions

The purpose of this lab was achieved. A ripple adder was built and tested. Additionally, the module functions of VHDL were demonstrated through the division of the single bit adder and full module.