

Experiment No. 7

Introduction to Sequential Circuits

ECE 446

Peter CHINETTI

October 14, 2014

Date Performed: September 28, 2014
Instructor: Professor Shanechi

1 Introduction

In addition to purely combinational circuits, VHDL can be used to simulate sequential circuits. In order to illustrate this capability, a simple turn signal circuit will be created.

The turn signal uses a state machine to generate its outputs. Specifically it uses a Moore machine, as the output depends entirely on the internal state of the machine, not its inputs. A Mealy machine could also depend on the inputs.

Equations for the finite state machine's lights (if each light was connected to a D flip-flop) is below:

- $D_0 = (\bar{L}R)(\bar{Q}_2\bar{Q}_1\bar{Q}_0) + (LR)(\bar{Q}_2\bar{Q}_1\bar{Q}_0) = (R)(\bar{Q}_2\bar{Q}_1\bar{Q}_0)$
- $D_1 = (Q_2\bar{Q}_1Q_0)$
- $D_2 = (\bar{R}L)(\bar{Q}_2\bar{Q}_1\bar{Q}_0) + (LR)(\bar{Q}_2\bar{Q}_1\bar{Q}_0) = (L)(\bar{Q}_2\bar{Q}_1\bar{Q}_0)$

2 Procedure

- a. Write VHDL to implement finite state machine.
- b. Assign pins to ports
- c. Simulate
- d. Program and Test

3 Equipment

- PC
- Spartan-3E development board

4 Code

4.1 Top-level Module

```
1 library IEEE;
2 use IEEE.STD.LOGIC_1164.ALL;
3
4
5 entity FSM is
6     Port ( l : in STD.LOGIC;
7             r : in STD.LOGIC;
8             ro : out STD.LOGIC;
9             lo : out STD.LOGIC; ho : out STD.LOGIC;
10            clk_in : in STD.LOGIC);
11 end FSM;
12
13 architecture Behavioral of FSM is
14
15 type state is (idle , sl , sr , slr , sh);
16 signal f : state;
17 signal p : state := idle;
18 signal clk : STD.LOGIC;
19
20 component selectable_clock
21 Port ( clk : in std_logic;
22         s0 : in std_logic;
23         s1 : in std_logic;
24         out_clk : out std_logic);
25 end component;
26
27 begin
28
29     clk_0 : selectable_clock
30     port map(
31         clk => clk_in ,
32         s0 => '0',
33         s1 => '1',
34         out_clk => clk
35     );
36
37 process (clk)
38 begin
39
40     if rising_edge(clk) then
41         p <= f;
42     end if;
43 end process;
44
45 process (p, r, l)
```

```

47 begin
48   case p is
49     when idle =>
50       if r='0' and l='0' then
51         f <= idle;
52       elsif r='0' and l='1' then
53         f <= sl;
54       elsif r='1' and l='0' then
55         f <= sr;
56       else
57         f <= slr;
58       end if;
59     when sl =>
60       f <= idle;
61     when sr =>
62       f <= idle;
63     when slr =>
64       f <= sh;
65     when sh =>
66       f <= idle;
67   end case;
68 end process;

69 process (p)
70 begin
71   case p is
72     when idle =>
73       ro <= '0';
74       lo <= '0';
75       ho <= '0';
76     when sl =>
77       ro <= '0';
78       lo <= '1';
79       ho <= '0';
80     when sr =>
81       ro <= '1';
82       lo <= '0';
83       ho <= '0';
84     when slr =>
85       ro <= '1';
86       lo <= '1';
87       ho <= '0';
88     when sh =>
89       ro <= '0';
90       lo <= '0';
91       ho <= '1';
92   end case;
93 end process;
94
95 end Behavioral;

```

FSM.vhd

4.2 Test Module

```

1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
3
4 ENTITY fsm_test IS
5 END fsm_test;
6
7 ARCHITECTURE behavior OF fsm_test IS
8
9   -- Component Declaration for the Unit Under Test (UUT)
10
11  COMPONENT FSM
12    PORT(
13      li : IN std_logic;
14      ri : IN std_logic;
15      ro : OUT std_logic;
16      lo : OUT std_logic;
17      ho : OUT std_logic;
18      clk_in : IN std_logic
19    );
20  END COMPONENT;
21
22
23  --Inputs
24  signal li : std_logic := '0';
25  signal ri : std_logic := '0';
26  signal clk_in : std_logic := '0';
27
28  --Outputs
29  signal ro : std_logic;
30  signal lo : std_logic;
31  signal ho : std_logic;
32
33  -- Clock period definitions
34  constant clk_in_period : time := 10 ns;
35
36 BEGIN
37
38  -- Instantiate the Unit Under Test (UUT)
39  uut: FSM PORT MAP (
40    li => li,
41    ri => ri,
42    ro => ro,
43    lo => lo,
44    ho => ho,
45    clk_in => clk_in
46  );
47
48  -- Clock process definitions
49  clk_in_process :process
50  begin
51    clk_in <= '0';
52    wait for clk_in_period/2;
53    clk_in <= '1';
54    wait for clk_in_period/2;
55  end process;
56
```

```

58   — Stimulus process
59   stim_proc: process
60   begin
61     — hold reset state for 100 ns.
62     wait for 100 ns;
63
64     wait for clk_in_period*10;
65
66
67
68     — insert stimulus here
69
70     wait;
71   end process;
72
73 END;

```

fsm.test.vhd

4.3 Clock Divider Module

```

1  — Selectable output frequency clock divider code.
2  library IEEE;
3  use IEEE.STD_LOGIC_1164.ALL;
4  use IEEE.STD.LOGIC.ARITH.ALL;
5  use IEEE.STD.LOGIC_UNSIGNED.ALL;
6  entity selectable_clock is
7    Port ( clk : in std_logic;
8          s0 : in std_logic;
9          s1 : in std_logic;
10         out_clk : out std_logic);
11 end selectable_clock;
12 —If s1 and s0 are both low, the output clock rate is 1/10 Hz.
13 —If s1 is low and s0 is high, the output clock rate is 1 Hz.
14 —If s1 is high and s0 is low, the output clock rate is 10 Hz.
15 —If s1 and s0 are both high, the output clock rate is 1 KHz.
16 architecture Behavioral of selectable_clock is
17 begin
18   process (clk, s0, s1)
19     variable count : integer := 0;
20   begin
21     if clk = '1' and clk'event then
22       count := count + 1;
23       — Start a process.
24       — Variable declaration.
25       — Rising edge detection.
26       — Code to create the 1/10 Hz clock.
27       if s0 = '0' and s1 = '0' then
28         if count >= 500000000 then
29           — Taken off a 50MHz clock.
30           count := 0;
31           — Reset count for next cycle.
32         end if;
33         if count >= 0 and count <= 250000000 then
34           out_clk <= '1';
35         end if;
36       end if;
37     end if;
38   end process;
39 end Behavioral;

```

```

35      — High portion of 1/10 HZ clock.
36      else
37          out_clk <= '0';
38          — Low portion of 1/10 HZ clock.
39      end if;
40  end if;
41  — Code to create the 1 Hz clock.
42  if s0 = '1' and s1 = '0' then
43      if count >= 50000000 then
44          — Taken off a 50MHz clock.
45          count := 0;
46          — Reset count for next cycle.
47      end if;
48      if count >= 0 and count <= 25000000 then
49          out_clk <= '1';
50          — High portion of 1 HZ clock.
51      else
52          out_clk <= '0';
53          — Low portion of 1 HZ clock.
54      end if;
55  end if;
56  — Code to create the 10 Hz clock.
57  if s0 = '0' and s1 = '1' then
58      if count >= 500000 then
59          — Taken off a 50MHz clock.
60          count := 0;
61          — Reset count for next cycle.
62      end if;
63      if count >= 0 and count <= 250000 then
64          out_clk <= '1';
65          — High portion of 10 HZ clock.
66      else
67          out_clk <= '0';
68          — Low portion of 10 HZ clock.
69      end if;
70  end if;
71  — Code to create the 1 KHz clock.
72  if s0 = '1' and s1 = '1' then
73      if count >= 50000 then
74          — Taken off a 50MHz clock.
75          count := 0;
76          — Reset count for next cycle.
77      end if;
78      if count >= 0 and count <= 25000 then
79          out_clk <= '1';
80          — High portion of 1 KHz clock.
81      else
82          out_clk <= '0';
83          — Low portion of 1 KHz clock.
84      end if;
85  end if;
86 end process;
87 end Behavioral;

```

clk_div.vhd

5 Conclusions

The purpose of this lab was achieved. A turn signal finite state machine was built and tested. Operation was verified through simulation and physical implementation.