Experiment No. 4 Hamming Code Generator ECE 446

Peter Chinetti

September 22, 2014

Date Performed: September 16, 2014 Instructor: Professor Shanechi

1 Introduction

Whenever data is transmitted from one location to another, either between components in a single system or between separate computers, ensuring that the data arrives at its destination error free is of critical importance. As a set of data is being transmitted over some form of communication line, ambient electronic noise may cause one or more bits in the transmission to become corrupted. Often, this corruption takes the form of a bit flip, either from a one to a zero, or vice versa. The probability of one such error occurring for an individual bit in a given transmission is very small, but as the size of the transmission increases, so does the probability of a bit flip occurring somewhere in the transmission. Detecting and/or correcting these bit flips is the goal of every error detection and correction code.

2 Procedure

- a. Write VHDL to implement encoder/decoder logic.
- b. Assign pins to ports
- c. Simulate
- d. Program and Test

3 Equipment

- PC
- Spartan-3E development board

4 Code

4.1 Top-level Module

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  entity hamming is
      Port (Bin: in STD_LOGIC_VECTOR (4 downto 1);
              Bout : out STD_LOGIC_VECTOR (4 downto 1);
          SW: in STD_LOGIC_VECTOR (7 downto 1));
  end hamming;
  architecture Behavioral of hamming is
    signal B, BS : STD_LOGIC_VECTOR(7 downto 1);
    signal C : STD_LOGIC_VECTOR(3 downto 1);
13
    component encoder
    Port ( d : in STD_LOGIC_VECTOR(4 downto 1);
           b : out STD_LOGIC_VECTOR(7 downto 1) );
    end component;
19
    component decoder
    Port ( b : in STD_LOGIC_VECTOR(7 downto 1);
           c : out STD_LOGIC_VECTOR(3 downto 1) );
    end component;
    component corrector
25
    Port ( b : in STDLOGIC-VECTOR(7 downto 1);
           c : in STD_LOGIC_VECTOR(3 downto 1);
27
            o : out STD_LOGIC_VECTOR(4 downto 1));
    end component;
29
  begin
    encoder_0: encoder
      port map (
        d \implies Bin,
33
        b \Rightarrow B
    BS \le B XOR SW;
    decoder_0: decoder
39
      port map (
        b \implies BS,
41
        c \; = \!\!\!> \; C
      );
43
    corrector_0: corrector
      port map (
        b \Rightarrow BS,
        c \Rightarrow C,
        o => Bout
  end Behavioral;
```

hamming.vhd

4.2 Hamming Encoder

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity encoder is
    Port ( D : in STD_LOGIC_VECTOR(4 downto 1);
        B : out STD_LOGIC_VECTOR(7 downto 1)
);
end encoder;

architecture enc_arch of encoder is
begin

B(1) <= D(1) xor D(2) xor D(4);
B(2) <= D(1) xor D(3) xor D(4);
B(3) <= D(1);
B(4) <= D(2) xor D(3) xor D(4);
B(5) <= D(2);
B(6) <= D(2);
B(6) <= D(3);
B(7) <= D(4);
end enc_arch;
```

hamming_encoder.vhd

4.3 Hamming Decoder

hamming_decoder.vhd

4.4 Hamming Corrector

```
9 end corrector;
  architecture cor_arch of corrector is
  begin
     process (C, B)
13
     begin
       if C = "011" then
         O(1) \le not B(3);
17
         O(2) \le B(5);
         O(3) <= B(6);
         O(4) \le B(7);
19
       elsif C = "101" then
         O(1) \le B(3);
21
         O(2) \le not B(5);
         O(3) \iff B(6);
23
         O(4) <= B(7);
       elsif C = "110"
         O(1) \le B(3);
27
         O(2) \iff B(5);
         O(3) \ll not B(6);
       O(4) \le B(7); elsif C = "111" then
         O(1) \le B(3);
         O(2) \le B(5);
         O(3) <= B(6);
         O(4) \le not B(7);
       else
         O(1) \le B(3);
         O(2) \iff B(5);
37
         O(3) <= B(6);
         O(4) \iff B(7);
       end if;
    end process;
  end cor_arch;
```

 $hamming_corrector.vhd$

5 Conclusions

The purpose of this lab was achieved. A Hamming encoder/decoderj was built and tested. Operation was verified through changing each bit transmitted and observing that the output signal remain uncorrupted.