

Experiment No. 8

Traffic Light Controller

ECE 446

Peter CHINETTI

December 8, 2014

Date Performed: September 28, 2014
Instructor: Professor Shanelchi

1 Introduction

Typically, traffic light control is a field dominated by micro-controllers. Very complex timing of these lights can be handled with some simple software running on off-the-shelf products. For very simple traffic lights, however, it may be possible to implement their timing functionality with simple sequential logic circuits

For complex, modern traffic lights, often, the use of a micro-controller to handle all the timing functionality of the light is essential. Coordinating the three main signal lamps for each direction, left and right turn arrows, and walk and don't walk signals is not an easy task. It may also be beneficial to alter the timing of the light based upon traffic sensors and time of day. Handling all this functionality is simply too daunting a task for simple logic circuits. In addition, the programming capabilities of a micro-controller allow the timing to be altered relatively easily when necessary. With this said, there are some simple applications in which the cost of developing a micro-controller system and its corresponding software would simply not be justified. For these situations, a simple sequential logic circuit may be constructed to provide all the required functionality.

2 Procedure

- a. Write VHDL to implement simple intersection.
- b. Assign pins to ports
- c. Simulate

- d. Program and Test
 - e. Write VHDL to implement sensored intersection.
 - f. Assign pins to ports
 - g. Simulate
 - h. Program and Test

3 Equipment

- PC
 - Spartan-3E development board

4 Code

4.1 Simple Intersection

4.1.1 Top-level Module

```

1 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
3
5 entity fsm is
6     Port ( clk_in : in STD_LOGIC;
7             NS : out STD_LOGIC_VECTOR (2 downto 0);
8             EW : out STD_LOGIC_VECTOR (2 downto 0));
9 end fsm;
11
12 architecture Behavioral of fsm is
13
14 type state is (S0, S1, S2, S3, S4, S5);
15 signal f : state;
16 signal p : state := S2;
17 signal clk : STD_LOGIC;
18 signal t1 : STD_LOGIC;
19 signal t5 : STD_LOGIC;
20 signal t10 : STD.LOGIC;
21 signal reset : STD.LOGIC;
23
24 component selectable_clock
25 Port ( clk : in std_logic;
26         s0 : in std_logic;
27         s1 : in std_logic;
28         out_clk : out std_logic);
29 end component;
30
31 component timer
32 Port (clk : in std_logic;
33        reset : in std_logic;

```

```

33      t1      : out std_logic;
34      t5      : out std_logic;
35      t10     : out std_logic);
36  end component;
37 begin
38
39  clk_0 : selectable_clock
40  port map(
41    clk => clk_in,
42    s0 => '0',
43    s1 => '1',
44    out_clk => clk);
45  timer_0 : timer
46  port map(
47    clk    => clk,
48    reset => reset,
49    t1    => t1,
50    t5    => t5,
51    t10   => t10);
52
53 process (clk)
54 begin
55
56  if rising_edge(clk) then
57    p <= f;
58  end if;
59 end process;
60
61 process (p, t1, t5, t10)
62 begin
63
64  case p is
65    when S0 =>
66      if t10 = '1' then
67        reset <= '1';
68        f <= S1;
69      else
70        reset <= '0';
71        f <= S0;
72      end if;
73    when S1 =>
74      if t1 = '1' then
75        reset <= '1';
76        f <= S2;
77      else
78        reset <= '0';
79        f <= S1;
80      end if;
81    when S2 =>
82      if t1 = '1' then
83        reset <= '1';
84        f <= S3;
85      else
86        reset <= '0';
87        f <= S2;
88      end if;
89    when S3 =>

```

```

89      if t5 = '1' then
90          reset <= '1';
91          f <= S4;
92      else
93          reset <= '0';
94          f <= S3;
95      end if;
96      when S4 =>
97          if t1 = '1' then
98              reset <= '1';
99              f <= S5;
100         else
101             reset <= '0';
102             f <= S4;
103         end if;
104         when S5 =>
105             if t1 = '1' then
106                 reset <= '1';
107                 f <= S0;
108             else
109                 reset <= '0';
110                 f <= S5;
111             end if;
112         end case;
113     end process;

114
115 process (p)
116 begin
117     case p is
118         when S0 =>
119             NS <= "001";
120             EW <= "100";
121         when S1 =>
122             NS <= "010";
123             EW <= "100";
124         when S2 =>
125             NS <= "100";
126             EW <= "100";
127         when S3 =>
128             NS <= "100";
129             EW <= "001";
130         when S4 =>
131             NS <= "100";
132             EW <= "010";
133         when S5 =>
134             NS <= "100";
135             EW <= "100";
136     end case;
137 end process;
138 end Behavioral;

```

1/fsm.vhd

4.1.2 Timer

<code>library IEEE;</code>

```

2 | use IEEE.STD.LOGIC_1164.ALL;
3 | use IEEE.NUMERIC.STD.ALL;
4 |
5 | entity timer is
6 |   Port ( clk : in STD.LOGIC;
7 |         t1 : out STD.LOGIC;
8 |         t5 : out STD.LOGIC;
9 |         t10 : out STD.LOGIC;
10 |        reset : in STD.LOGIC);
11 | end timer;
12 |
13 | architecture Behavioral of timer is
14 |   signal counter: unsigned( 3 downto 0) := "0000";
15 |
16 | begin
17 |   process(clk, reset)
18 |   begin
19 |     if rising_edge(clk) then
20 |       if reset = '1' then
21 |         counter <= "0000";
22 |       elsif counter <= 10 then
23 |         counter <= counter + "0001";
24 |       end if;
25 |     end if;
26 |   end process;
27 |
28 |   process(counter)
29 |   begin
30 |     if counter > 1 then
31 |       t1 <= '1';
32 |     else
33 |       t1 <= '0';
34 |     end if;
35 |     if counter > 5 then
36 |       t5 <= '1';
37 |     else
38 |       t5 <= '0';
39 |     end if;
40 |     if counter > 10 then
41 |       t10 <= '1';
42 |     else
43 |       t10 <= '0';
44 |     end if;
45 |   end process;
46 | end Behavioral;

```

1/ timer.vhd

4.1.3 Clock Divider

```

1 — Selectable output frequency clock divider code.
2 library IEEE;
3 use IEEE.STD.LOGIC_1164.ALL;
4 use IEEE.STD.LOGIC.ARITH.ALL;
5 use IEEE.STD.LOGIC.UNSIGNED.ALL;
6 entity selectable_clock is

```

```

7|   Port ( clk : in std_logic;
8|         s0 : in std_logic;
9|         s1 : in std_logic;
10|        out_clk : out std_logic);
11| end selectable_clock;
12| —If s1 and s0 are both low, the output clock rate is 1/10 Hz.
13| —If s1 is low and s0 is high, the output clock rate is 1 Hz.
14| —If s1 is high and s0 is low, the output clock rate is 10 Hz.
15| —If s1 and s0 are both high, the output clock rate is 1 KHz.
16| architecture Behavioral of selectable_clock is
17| begin
18|   process (clk, s0, s1)
19|     variable count : integer := 0;
20|   begin
21|     if clk = '1' and clk'event then
22|       count := count + 1;
23|       — Start a process.
24|       — Variable declaration.
25|       — Rising edge detection.
26|       — Code to create the 1/10 Hz clock.
27|     if s0 = '0' and s1 = '0' then
28|       if count >= 50000000 then
29|         — Taken off a 50MHz clock.
30|         count := 0;
31|         — Reset count for next cycle.
32|       end if;
33|       if count >= 0 and count <= 25000000 then
34|         out_clk <= '1';
35|         — High portion of 1/10 HZ clock.
36|       else
37|         out_clk <= '0';
38|         — Low portion of 1/10 HZ clock.
39|       end if;
40|     end if;
41|     — Code to create the 1 Hz clock.
42|     if s0 = '1' and s1 = '0' then
43|       if count >= 50000000 then
44|         — Taken off a 50MHz clock.
45|         count := 0;
46|         — Reset count for next cycle.
47|       end if;
48|       if count >= 0 and count <= 25000000 then
49|         out_clk <= '1';
50|         — High portion of 1 HZ clock.
51|       else
52|         out_clk <= '0';
53|         — Low portion of 1 HZ clock.
54|       end if;
55|     end if;
56|     — Code to create the 10 Hz clock.
57|     if s0 = '0' and s1 = '1' then
58|       if count >= 500000 then
59|         — Taken off a 50MHz clock.
60|         count := 0;
61|         — Reset count for next cycle.
62|       end if;
63|       if count >= 0 and count <= 250000 then

```

```

65      out_clk <= '1';
66      — High portion of 10 HZ clock.
67      else
68          out_clk <= '0';
69          — Low portion of 10 HZ clock.
70      end if;
71  end if;
72  — Code to create the 1 KHz clock.
73  if s0 = '1' and s1 = '1' then
74      if count >= 50000 then
75          — Taken off a 50MHz clock.
76          count := 0;
77          — Reset count for next cycle.
78      end if;
79      if count >= 0 and count <= 25000 then
80          out_clk <= '1';
81          — High portion of 1 KHz clock.
82      else
83          out_clk <= '0';
84          — Low portion of 1 KHz clock.
85      end if;
86  end if;
87 end process;
end Behavioral;

```

1/clk.div.vhd

4.1.4 Test

```

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

— Uncomment the following library declaration if using
— arithmetic functions with Signed or Unsigned values
—USE ieee.numeric_std.ALL;

ENTITY test IS
END test;

ARCHITECTURE behavior OF test IS
    — Component Declaration for the Unit Under Test (UUT)

COMPONENT timer
PORT(
    clk : IN std_logic;
    t1 : OUT std_logic;
    t5 : OUT std_logic;
    t10 : OUT std_logic;
    reset : IN std_logic
);
END COMPONENT;

— Inputs

```

```

28      signal clk : std_logic := '0';
29      signal reset : std_logic := '0';

30      --Outputs
31      signal t1 : std_logic;
32      signal t5 : std_logic;
33      signal t10 : std_logic;

34      -- Clock period definitions
35      constant clk_period : time := 10 ns;

36 BEGIN

37      -- Instantiate the Unit Under Test (UUT)
38      uut: timer PORT MAP (
39          clk => clk,
40          t1 => t1,
41          t5 => t5,
42          t10 => t10,
43          reset => reset
44      );
45

46      -- Clock process definitions
47      clk_process :process
48      begin
49          clk <= '0';
50          wait for clk_period/2;
51          clk <= '1';
52          wait for clk_period/2;
53      end process;

54

55      -- Stimulus process
56      stim_proc: process
57      begin
58          -- hold reset state for 100 ns.
59          wait for 100 ns;
60
61          wait for clk_period*10;
62
63          -- insert stimulus here
64          wait for clk_period*10;
65          wait;
66      end process;
67
68 END;

```

1/test.vhd

4.2 Sensed Intersection

4.2.1 Top-level Module

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

```

```

4
5  entity fsm is
6    Port ( clk_in : in STD_LOGIC;
7          sens_w, sens_e : in STD_LOGIC;
8          NS : out STD_LOGIC_VECTOR (2 downto 0);
9          EW : out STD_LOGIC_VECTOR (2 downto 0));
10 end fsm;
11
12 architecture Behavioral of fsm is
13
14 type state is (S0, S1, S2, S3, S4, S5, SS);
15 signal f : state;
16 signal p : state := S2;
17 signal clk : STD_LOGIC;
18 signal t1 : STD_LOGIC;
19 signal t5 : STD.LOGIC;
20 signal t10 : STD.LOGIC;
21 signal reset : STD.LOGIC;
22
23 component selectable_clock
24   Port ( clk : in std_logic;
25         s0 : in std_logic;
26         s1 : in std_logic;
27         out_clk : out std_logic);
28 end component;
29
30 component timer
31   Port (clk : in std_logic;
32         reset : in std_logic;
33         t1 : out std_logic;
34         t5 : out std_logic;
35         t10 : out std_logic);
36 end component;
37
38 begin
39
40  clk_0 : selectable_clock
41  port map(
42    clk => clk_in,
43    s0 => '0',
44    s1 => '1',
45    out_clk => clk);
46  timer_0 : timer
47  port map(
48    clk => clk,
49    reset => reset,
50    t1 => t1,
51    t5 => t5,
52    t10 => t10);
53
54 process (clk)
55 begin
56
57  if rising_edge(clk) then
58    p <= f;
59  end if;

```

```

60 end process;

62 process (p, t1, t5, t10)
begin
  case p is
    when S0 =>
      if sens_w = '0' and sens_e = '0' then
        f <= S0;
        reset <= '0';
      else
        reset <= '1';
        f <= SS;
      end if;
    when SS =>
      if sens_w = '0' and sens_e = '0' then
        reset <= '0';
        f <= S0;
      elsif t10 = '1' then
        reset <= '1';
        f <= S1;
      else
        reset <= '0';
        f <= SS;
      end if;
    when S1 =>
      if t1 = '1' then
        reset <= '1';
        f <= S2;
      else
        reset <= '0';
        f <= S1;
      end if;
    when S2 =>
      if t1 = '1' then
        reset <= '1';
        f <= S3;
      else
        reset <= '0';
        f <= S2;
      end if;
    when S3 =>
      if t5 = '1' then
        reset <= '1';
        f <= S4;
      else
        reset <= '0';
        f <= S3;
      end if;
    when S4 =>
      if t1 = '1' then
        reset <= '1';
        f <= S5;
      else
        reset <= '0';
        f <= S4;
      end if;
    when S5 =>

```

```

118      if t1 = '1' then
119          reset <= '1';
120          f <= S0;
121      else
122          reset <= '0';
123          f <= S5;
124      end if;
125  end case;
126 end process;

127
128 process (p)
129 begin
130     case p is
131     when S0 =>
132         NS <= "001";
133         EW <= "100";
134     when SS =>
135         NS <= "001";
136         EW <= "100";
137     when S1 =>
138         NS <= "010";
139         EW <= "100";
140     when S2 =>
141         NS <= "100";
142         EW <= "100";
143     when S3 =>
144         NS <= "100";
145         EW <= "001";
146     when S4 =>
147         NS <= "100";
148         EW <= "010";
149     when S5 =>
150         NS <= "100";
151         EW <= "100";
152     end case;
153 end process;
154 end Behavioral;

```

2/fsm.vhd

4.2.2 Timer

```

1 library IEEE;
2 use IEEE.STD.LOGIC_1164.ALL;
3 use IEEE.NUMERIC.STD.ALL;

5 entity timer is
6     Port ( clk : in STD.LOGIC;
7             t1 : out STD.LOGIC;
8             t5 : out STD.LOGIC;
9             t10 : out STD.LOGIC;
10            reset : in STD.LOGIC);
11 end timer;

12 architecture Behavioral of timer is
13 signal counter: unsigned( 3 downto 0) := "0000";

```

```

15 begin
17   process(clk, reset)
18   begin
19     if rising_edge(clk) then
20       if reset = '1' then
21         counter <= "0000";
22       elsif counter <= 10 then
23         counter <= counter + "0001";
24       end if;
25     end if;
26   end process;
27
28   process(counter)
29   begin
30     if counter > 1 then
31       t1 <= '1';
32     else
33       t1 <= '0';
34     end if;
35     if counter > 5 then
36       t5 <= '1';
37     else
38       t5 <= '0';
39     end if;
40     if counter > 10 then
41       t10 <= '1';
42     else
43       t10 <= '0';
44     end if;
45   end process;
46 end Behavioral;

```

2/timer.vhd

4.2.3 Clock Divider

```

1 -- Selectable output frequency clock divider code.
2 library IEEE;
3 use IEEE.STD_LOGIC_1164.ALL;
4 use IEEE.STD_LOGIC_UNSIGNED.ALL;
5 use IEEE.STD.TEXT.all;
6 entity selectable_clock is
7   Port ( clk : in std_logic;
8         s0 : in std_logic;
9         s1 : in std_logic;
10        out_clk : out std_logic);
11 end selectable_clock;
12 --If s1 and s0 are both low, the output clock rate is 1/10 Hz.
13 --If s1 is low and s0 is high, the output clock rate is 1 Hz.
14 --If s1 is high and s0 is low, the output clock rate is 10 Hz.
15 --If s1 and s0 are both high, the output clock rate is 1 KHz.
16 architecture Behavioral of selectable_clock is
17 begin
18   process (clk, s0, s1)
19     variable count : integer := 0;

```

```

begin
  if clk = '1' and clk'event then
    count := count + 1;
    — Start a process.
    — Variable declaration.
    — Rising edge detection.
    — Code to create the 1/10 Hz clock.
    if s0 = '0' and s1 = '0' then
      if count >= 500000000 then
        — Taken off a 50MHz clock.
        count := 0;
        — Reset count for next cycle.
      end if;
      if count >= 0 and count <= 250000000 then
        out_clk <= '1';
        — High portion of 1/10 HZ clock.
      else
        out_clk <= '0';
        — Low portion of 1/10 HZ clock.
      end if;
    end if;
    — Code to create the 1 Hz clock.
    if s0 = '1' and s1 = '0' then
      if count >= 50000000 then
        — Taken off a 50MHz clock.
        count := 0;
        — Reset count for next cycle.
      end if;
      if count >= 0 and count <= 25000000 then
        out_clk <= '1';
        — High portion of 1 HZ clock.
      else
        out_clk <= '0';
        — Low portion of 1 HZ clock.
      end if;
    end if;
    — Code to create the 10 Hz clock.
    if s0 = '0' and s1 = '1' then
      if count >= 5000000 then
        — Taken off a 50MHz clock.
        count := 0;
        — Reset count for next cycle.
      end if;
      if count >= 0 and count <= 2500000 then
        out_clk <= '1';
        — High portion of 10 HZ clock.
      else
        out_clk <= '0';
        — Low portion of 10 HZ clock.
      end if;
    end if;
    — Code to create the 1 KHz clock.
    if s0 = '1' and s1 = '1' then
      if count >= 50000 then
        — Taken off a 50MHz clock.
        count := 0;
        — Reset count for next cycle.

```

```

77      end if;
78      if count >= 0 and count <= 25000 then
79          out_clk <= '1';
80          — High portion of 1 KHz clock.
81      else
82          out_clk <= '0';
83          — Low portion of 1 KHz clock.
84      end if;
85  end if;
86  end process;
87 end Behavioral;

```

2/clk_div.vhd

4.2.4 Test

```

LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
3
4 — Uncomment the following library declaration if using
5 — arithmetic functions with Signed or Unsigned values
6 —USE ieee.numeric_std.ALL;
7
8 ENTITY test IS
9 END test;
10
11 ARCHITECTURE behavior OF test IS
12
13     — Component Declaration for the Unit Under Test (UUT)
14
15     COMPONENT timer
16         PORT(
17             clk : IN std_logic;
18             t1 : OUT std_logic;
19             t5 : OUT std_logic;
20             t10 : OUT std_logic;
21             reset : IN std_logic
22         );
23     END COMPONENT;
24
25
26     —Inputs
27     signal clk : std_logic := '0';
28     signal reset : std_logic := '0';
29
30     —Outputs
31     signal t1 : std_logic;
32     signal t5 : std_logic;
33     signal t10 : std_logic;
34
35     — Clock period definitions
36     constant clk_period : time := 10 ns;
37
38 BEGIN

```

```

40 — Instantiate the Unit Under Test (UUT)
41 uut: timer PORT MAP (
42     clk => clk,
43     t1 => t1,
44     t5 => t5,
45     t10 => t10,
46     reset => reset
47 );
48
49 — Clock process definitions
50 clk_process :process
51 begin
52     clk <= '0';
53     wait for clk_period/2;
54     clk <= '1';
55     wait for clk_period/2;
56 end process;
57
58 — Stimulus process
59 stim_proc: process
60 begin
61     — hold reset state for 100 ns.
62     wait for 100 ns;
63
64     wait for clk_period*10;
65
66     — insert stimulus here
67     wait for clk_period*10;
68     wait;
69 end process;
70
71 END;

```

2/test.vhd

5 Conclusions

The purpose of this lab was achieved. Two FSM-FPGA based intersection controllers were built and tested. Operation was verified through simulation and physical implementation.